[draft] minimax & kimi Amd/vllm disagg mvp dev - #1141

Merged

Klaud-Cold merged 31 commits into

SemiAnalysisAI:amd/vllm_disagg_mvp_devfrom

ichbinblau:amd/vllm_disagg_mvp_dev

Apr 28, 2026

Commits on Apr 27, 2026

[AMD] Add vLLM disaggregated prefill-decode benchmark for MI355X

chunfangamd
authored and
thshan@amd.com
committed
5477ee4
[AMD] Refactor vLLM disagg recipe: models.yaml, UCX cleanup, QoS support

chunfangamd
authored and
thshan@amd.com
committed
326b31d
[AMD] Update vLLM disagg recipe for v0.17.1 NixlConnector API

chunfangamd
authored and
thshan@amd.com
committed
7d9eb51
[AMD] Make vLLM disagg recipe CI-compatible (mia1 cluster)

chunfangamd
authored and
thshan@amd.com
committed
02a547c
[AMD] Co-locate vLLM disagg router with prefill on NODE_RANK=0

chunfangamd
authored and
thshan@amd.com
committed
ab656e1
[AMD] Use public vLLM base image with runtime dependency install

chunfangamd
authored and
thshan@amd.com
committed
6bb39b4
[AMD] Enable Expert Parallelism with MoRI all-to-all on vLLM disagg decode

chunfangamd
authored and
thshan@amd.com
committed
b4dad14
[AMD] Switch vLLM disagg KV transfer to MoRI-IO with protocol-aware proxy

chunfangamd
authored and
thshan@amd.com
committed
d2b9332
[AMD] BUG fix: RANDOM_RANGE_RATIO never reaches bench.sh

ichbinblau
authored and
thshan@amd.com
committed
159b571
Bug fix: 1. With DRY_RUN=1, node 0 skipped starting proxy/prefill but still ran the first barrier; 2. kill and kill run only when DRY_RUN=0

ichbinblau
authored and
thshan@amd.com
committed
d7e9e50
[AMD] Fix vLLM disagg hang: READ mode support + safety timeouts

chunfangamd
authored and
thshan@amd.com
committed
fe12e82
Adapt vLLM disagg recipe for 9N mia1 cluster (mlx5 NICs)

chunfangamd
authored and
thshan@amd.com
committed
3e05159
[AMD] Fix vLLM disagg sweep hang: KV cache leak + benchmark client hardening

chunfangamd
authored and
thshan@amd.com
committed
4d1a315
[AMD] Fix vLLM disagg Slurm job never terminating after benchmark completion

chunfangamd
authored and
thshan@amd.com
committed
0006d60
[AMD] Enable MoRI-IO READ mode by default for vLLM disagg

chunfangamd
authored and
thshan@amd.com
committed
a002143
[AMD] Fix CI checkout failure caused by root-owned __pycache__ files

chunfangamd
authored and
thshan@amd.com
committed
eba7f66
[AMD] Fix CI checkout EACCES by redirecting Python bytecache off NFS

chunfangamd
authored and
thshan@amd.com
committed
8c01e38
[AMD] Fix KV reaper deadlock on high-ISL disagg workloads

chunfangamd
authored and
thshan@amd.com
committed
7f03362
[AMD] Enable reading PREFILL_TP,PREFILL_EP,PREFILL_DP_ATTN,DECODE_TP,DECODE_EP,DECODE_DP_ATTN from amd-master.yaml config.

ichbinblau
authored and
thshan@amd.com
committed
5fedd82
[AMD] Upgrade vLLM disagg image from v0.17.1 to v0.18.0

chunfangamd
authored and
thshan@amd.com
committed
708570b
[AMD] Add Kimi-K2.5-MXFP4 disagg inference config (1P2D)

chunfangamd
authored and
thshan@amd.com
committed
96154d2
feat: add MiniMax M2.5 PD disaggregation recipe (1P2D, MoRI-EP + MoRI-IO)

authored and
thshan@amd.com
committed
25d1f59
feat: add Dockerfile and runtime patch for MiniMax M2.5 WideEP + MoRI

authored and
thshan@amd.com
committed
ac24450
Fix: rename minimaxm25 to minimaxm2.5 for CI naming consistency

chunfangamd
authored and
thshan@amd.com
committed
e553a8c
Optimize: add --gpu-memory-utilization 0.95 and --block-size 32 to MiniMax M2.5 disagg

chunfangamd
authored and
thshan@amd.com
committed
ebaabd2
Fix: MiniMax M2.5 disagg — require EP=8 for prefill, fix ROCm gate dtype

chunfangamd
authored and
thshan@amd.com
committed
4d82c0f
Remove unused docker/minimax-m25-disagg/ directory

chunfangamd
authored and
thshan@amd.com
committed
e163312
remove vllm disagg for dpsr1 and dpv3

ichbinblau
authored and
thshan@amd.com
committed
185df53
consolidate amd_utils for sglang and vllm

ichbinblau
authored and
thshan@amd.com
committed
48cc23a
use vLLM router as default router for vllm disagg

ichbinblau
authored and
thshan@amd.com
committed
5adfe2b
fix bugs

ichbinblau
authored and
thshan@amd.com
committed
0734709

Navigation Menu

Uh oh!

[draft] minimax & kimi Amd/vllm disagg mvp dev - #1141

[draft] minimax & kimi Amd/vllm disagg mvp dev#1141
Klaud-Cold merged 31 commits into
SemiAnalysisAI:amd/vllm_disagg_mvp_devfrom
ichbinblau:amd/vllm_disagg_mvp_dev

Commits on Apr 27, 2026

[AMD] Add vLLM disaggregated prefill-decode benchmark for MI355X

[AMD] Refactor vLLM disagg recipe: models.yaml, UCX cleanup, QoS support

[AMD] Update vLLM disagg recipe for v0.17.1 NixlConnector API

[AMD] Make vLLM disagg recipe CI-compatible (mia1 cluster)

[AMD] Co-locate vLLM disagg router with prefill on NODE_RANK=0

[AMD] Use public vLLM base image with runtime dependency install

[AMD] Enable Expert Parallelism with MoRI all-to-all on vLLM disagg decode

[AMD] Switch vLLM disagg KV transfer to MoRI-IO with protocol-aware proxy

[AMD] BUG fix: RANDOM_RANGE_RATIO never reaches bench.sh

Bug fix: 1. With DRY_RUN=1, node 0 skipped starting proxy/prefill but still ran the first barrier; 2. kill and kill run only when DRY_RUN=0

[AMD] Fix vLLM disagg hang: READ mode support + safety timeouts

Adapt vLLM disagg recipe for 9N mia1 cluster (mlx5 NICs)

[AMD] Fix vLLM disagg sweep hang: KV cache leak + benchmark client hardening

[AMD] Fix vLLM disagg Slurm job never terminating after benchmark completion

[AMD] Enable MoRI-IO READ mode by default for vLLM disagg

[AMD] Fix CI checkout failure caused by root-owned pycache files

[AMD] Fix CI checkout EACCES by redirecting Python bytecache off NFS

[AMD] Fix KV reaper deadlock on high-ISL disagg workloads

[AMD] Enable reading PREFILL_TP,PREFILL_EP,PREFILL_DP_ATTN,DECODE_TP,DECODE_EP,DECODE_DP_ATTN from amd-master.yaml config.

[AMD] Upgrade vLLM disagg image from v0.17.1 to v0.18.0

[AMD] Add Kimi-K2.5-MXFP4 disagg inference config (1P2D)

feat: add MiniMax M2.5 PD disaggregation recipe (1P2D, MoRI-EP + MoRI-IO)

feat: add Dockerfile and runtime patch for MiniMax M2.5 WideEP + MoRI

Fix: rename minimaxm25 to minimaxm2.5 for CI naming consistency

Optimize: add --gpu-memory-utilization 0.95 and --block-size 32 to MiniMax M2.5 disagg

Fix: MiniMax M2.5 disagg — require EP=8 for prefill, fix ROCm gate dtype

Remove unused docker/minimax-m25-disagg/ directory

remove vllm disagg for dpsr1 and dpv3

consolidate amd_utils for sglang and vllm

use vLLM router as default router for vllm disagg

fix bugs