Full throughput ProgRouter #96
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Just exploring... there's probably a better way to do this with less duplicated code.
Fast mapping version of POLite
coralmw
pushed a commit
that referenced
this pull request
Apr 26, 2022
I was trying to save area in the ProgRouter crossbar by sharing output queues between inter and intra FPGA links, but this introduces deadlock. Every trick I've tried to reduce area in the ProgRouter has met the same fate. So here's the fully parallel that's working very nicely so far, if a bit greedy in terms of FPGA area.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
I was trying to save area in the ProgRouter crossbar by sharing output queues between inter and intra FPGA links, but this introduces deadlock. Every trick I've tried to reduce area in the ProgRouter has met the same fate. So here's the fully parallel that's working very nicely so far, if a bit greedy in terms of FPGA area.