lib/neorv32: update

NikLeberg · Oct 5, 2024 · dcec72e · dcec72e
1 parent 1a6312d
commit dcec72e
Show file tree

Hide file tree

Showing 2 changed files with 18 additions and 2 deletions.
diff --git a/lib/neorv32 b/lib/neorv32
diff --git a/vhdl/neorv32_cpu_smp/neorv32_cpu_smp.vhdl b/vhdl/neorv32_cpu_smp/neorv32_cpu_smp.vhdl
@@ -122,10 +122,18 @@ BEGIN
                     CPU_EXTENSION_RISCV_E      => false,
                     CPU_EXTENSION_RISCV_M      => false,
                     CPU_EXTENSION_RISCV_U      => false,
+                    CPU_EXTENSION_RISCV_Zbkb   => false,
+                    CPU_EXTENSION_RISCV_Zbkc   => false,
+                    CPU_EXTENSION_RISCV_Zbkx   => false,
                     CPU_EXTENSION_RISCV_Zfinx  => false,
                     CPU_EXTENSION_RISCV_Zicntr => true,
                     CPU_EXTENSION_RISCV_Zicond => false,
                     CPU_EXTENSION_RISCV_Zihpm  => false,
+                    CPU_EXTENSION_RISCV_Zknd   => false,
+                    CPU_EXTENSION_RISCV_Zkne   => false,
+                    CPU_EXTENSION_RISCV_Zknh   => false,
+                    CPU_EXTENSION_RISCV_Zksed  => false,
+                    CPU_EXTENSION_RISCV_Zksh   => false,
                     CPU_EXTENSION_RISCV_Zmmul  => false,
                     CPU_EXTENSION_RISCV_Zxcfu  => false,
                     CPU_EXTENSION_RISCV_Sdext  => ON_CHIP_DEBUGGER_EN,
@@ -183,10 +191,18 @@ BEGIN
                     CPU_EXTENSION_RISCV_E      => false,
                     CPU_EXTENSION_RISCV_M      => false,
                     CPU_EXTENSION_RISCV_U      => false,
+                    CPU_EXTENSION_RISCV_Zbkb   => false,
+                    CPU_EXTENSION_RISCV_Zbkc   => false,
+                    CPU_EXTENSION_RISCV_Zbkx   => false,
                     CPU_EXTENSION_RISCV_Zfinx  => false,
                     CPU_EXTENSION_RISCV_Zicntr => false,
-                    CPU_EXTENSION_RISCV_Zicond => true,
+                    CPU_EXTENSION_RISCV_Zicond => false,
                     CPU_EXTENSION_RISCV_Zihpm  => false,
+                    CPU_EXTENSION_RISCV_Zknd   => false,
+                    CPU_EXTENSION_RISCV_Zkne   => false,
+                    CPU_EXTENSION_RISCV_Zknh   => false,
+                    CPU_EXTENSION_RISCV_Zksed  => false,
+                    CPU_EXTENSION_RISCV_Zksh   => false,
                     CPU_EXTENSION_RISCV_Zmmul  => false,
                     CPU_EXTENSION_RISCV_Zxcfu  => false,
                     CPU_EXTENSION_RISCV_Sdext  => ON_CHIP_DEBUGGER_EN,