ci: enable questa testbenches

NikLeberg · Dec 21, 2023 · 87de77c · 87de77c
1 parent bc7ddb1
commit 87de77c
Show file tree

Hide file tree

Showing 2 changed files with 1 addition and 1 deletion.
diff --git a/.github/workflows/CI.yml b/.github/workflows/CI.yml
@@ -26,6 +26,7 @@ jobs:
       run: |
         cd build
         make questa work.top
+        make questa test
         make clean
 
     - name: Run Simulation (GHDL)

diff --git a/scripts/makefile.def b/scripts/makefile.def
@@ -10,7 +10,6 @@ IGNORED_FILES += ../lib/neorv32/sim/neorv32_tb.vhd
 IGNORED_FILES += ../lib/neorv32/sim/uart_rx_pkg.vhd
 IGNORED_FILES += ../lib/neorv32/sim/uart_rx.vhd
 IGNORED_FILES += ../vhdl/vga/tb/vga_tb.vhdl
-IGNORED_FILES += ../vhdl/neorv32_debug/tb/neorv32_debug_dm_smp_tb.vhdl
 # Toplevel of design.
 TOP ?= top