Workin on the weekend like usual.
Pinned Loading
-
amosyu2000/cyclops
amosyu2000/cyclops PublicReal-time bicycle crash identification and rear vehicle detection.
Python 3
-
MannyLemos.github.io
MannyLemos.github.io PublicA portfolio to host my projects and skills.
TypeScript 1
-
VerilogHDL
VerilogHDL PublicProgramming Verilog HDL on a DE1-SoC Development Kit using Quartus prime. This kit is built around the Altera System-on-Chip (SoC) FPGA
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.