Skip to content
This repository has been archived by the owner on Oct 2, 2020. It is now read-only.

[WIP] Script generating symbols for Xilinx FPGA #293

Open
wants to merge 10 commits into
base: master
Choose a base branch
from
Open

[WIP] Script generating symbols for Xilinx FPGA #293

Changes from all commits
Commits
Show all changes
10 commits
Select commit Hold shift + click to select a range
5d97878
First play with Xilinx's package definition files.
ObKo Apr 24, 2019
8503585
Complete symbol layout generation.
ObKo Apr 25, 2019
e9f4909
Electrical types.
ObKo Apr 26, 2019
a2c8771
Footprint assignment.
ObKo Apr 26, 2019
b7b5d0d
Some polishing.
ObKo Apr 26, 2019
f237c72
Artix-7 support.
ObKo Apr 28, 2019
fa552b2
Zynq-7000 support.
ObKo Apr 29, 2019
e115ae4
Cleanup layout code.
ObKo Apr 29, 2019
0748b05
Don't save incomplete symbols.
ObKo Apr 29, 2019
2a3ad6d
Correct footprint names.
ObKo Apr 30, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Loading