Skip to content

Add Intel specific definitions from https://github.com/KhronosGroup/S… #150

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
May 29, 2020
Merged

Add Intel specific definitions from https://github.com/KhronosGroup/S… #150

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
dfa87b6
Add Intel specific definitions from KhronosGroup/SPIRV-LLVM-Translator
MrSidims Apr 5, 2020
7d343e9
Apply suggestions
MrSidims May 29, 2020
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
313 changes: 313 additions & 0 deletions include/spirv/unified1/spirv.core.grammar.json
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6688,6 +6688,59 @@
"capabilities" : [ "SubgroupAvcMotionEstimationINTEL" ],
"version" : "None"
},
{
"opname" : "OpLoopControlINTEL",
"class" : "Reserved",
"opcode" : 5887,
"operands" : [
{ "kind" : "LiteralInteger", "quantifier" : "*", "name" : "'Loop Control Parameters'" }
],
"capabilities" : [ "UnstructuredLoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_unstructured_loop_controls" ],
"version" : "None"
},
{
"opname" : "OpReadPipeBlockingINTEL",
"class" : "Pipe",
"opcode" : 5946,
"operands" : [
{ "kind" : "IdResultType" },
{ "kind" : "IdResult" },
{ "kind" : "IdRef", "name" : "'Packet Size'" },
{ "kind" : "IdRef", "name" : "'Packet Alignment'" }
],
"capabilities" : [ "BlockingPipesINTEL" ],
"extensions" : [ "SPV_INTEL_blocking_pipes" ],
"version" : "None"
},
{
"opname" : "OpWritePipeBlockingINTEL",
"class" : "Pipe",
"opcode" : 5947,
"operands" : [
{ "kind" : "IdResultType" },
{ "kind" : "IdResult" },
{ "kind" : "IdRef", "name" : "'Packet Size'" },
{ "kind" : "IdRef", "name" : "'Packet Alignment'" }
],
"capabilities" : [ "BlockingPipesINTEL" ],
"extensions" : [ "SPV_INTEL_blocking_pipes" ],
"version" : "None"
},
{
"opname" : "OpFPGARegINTEL",
"class" : "Reserved",
"opcode" : 5949,
"operands" : [
{ "kind" : "IdResultType" },
{ "kind" : "IdResult" },
{ "kind" : "IdRef", "name" : "'Result'" },
{ "kind" : "IdRef", "name" : "'Input'" }
],
"capabilities" : [ "FPGARegINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_reg" ],
"version" : "None"
},
{
"opname" : "OpRayQueryGetRayTMinKHR",
"class" : "Reserved",
Expand Down Expand Up @@ -7276,6 +7329,76 @@
{ "kind" : "LiteralInteger" }
],
"version" : "1.4"
},
{
"enumerant" : "InitiationIntervalINTEL",
"value" : "0x10000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "MaxConcurrencyINTEL",
"value" : "0x20000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "DependencyArrayINTEL",
"value" : "0x40000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "PipelineEnableINTEL",
"value" : "0x80000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "LoopCoalesceINTEL",
"value" : "0x100000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "MaxInterleavingINTEL",
"value" : "0x200000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "SpeculatedIterationsINTEL",
"value" : "0x400000",
"parameters" : [
{ "kind" : "LiteralInteger" }
],
"capabilities" : [ "FPGALoopControlsINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
}
]
},
Expand Down Expand Up @@ -8171,6 +8294,45 @@
"capabilities" : [ "FragmentShaderShadingRateInterlockEXT" ],
"extensions" : [ "SPV_EXT_fragment_shader_interlock" ],
"version" : "None"
},
{
"enumerant" : "MaxWorkgroupSizeINTEL",
"value" : 5893,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'max_x_size'" },
{ "kind" : "LiteralInteger", "name" : "'max_y_size'" },
{ "kind" : "LiteralInteger", "name" : "'max_z_size'" }
],
"capabilities" : [ "KernelAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_kernel_attributes" ],
"version" : "None"
},
{
"enumerant" : "MaxWorkDimINTEL",
"value" : 5894,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'max_dimensions'" }
],
"capabilities" : [ "KernelAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_kernel_attributes" ],
"version" : "None"
},
{
"enumerant" : "NoGlobalOffsetINTEL",
"value" : 5895,
"capabilities" : [ "KernelAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_kernel_attributes" ],
"version" : "None"
},
{
"enumerant" : "NumSIMDWorkitemsINTEL",
"value" : 5896,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'vector_width'" }
],
"capabilities" : [ "FPGAKernelAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_kernel_attributes" ],
"version" : "None"
}
]
},
Expand Down Expand Up @@ -9415,6 +9577,115 @@
],
"extensions" : [ "SPV_GOOGLE_user_type" ],
"version" : "None"
},
{
"enumerant" : "RegisterINTEL",
"value" : 5825,
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "MemoryINTEL",
"value" : 5826,
"parameters" : [
{ "kind" : "LiteralString", "name" : "'Memory Type'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "NumbanksINTEL",
"value" : 5827,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'Banks'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "BankwidthINTEL",
"value" : 5828,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'Bank Width'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "MaxPrivateCopiesINTEL",
"value" : 5829,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'Maximum Copies'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "SinglepumpINTEL",
"value" : 5830,
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "DoublepumpINTEL",
"value" : 5831,
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "MaxReplicatesINTEL",
"value" : 5832,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'Maximum Replicates'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "SimpleDualPortINTEL",
"value" : 5833,
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "MergeINTEL",
"value" : 5834,
"parameters" : [
{ "kind" : "LiteralString", "name" : "'Merge Key'" },
{ "kind" : "LiteralString", "name" : "'Merge Type'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "BankBitsINTEL",
"value" : 5835,
"parameters" : [
{ "kind" : "LiteralInteger", "quantifier" : "*", "name" : "'Bank Bits'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "ForcePow2DepthINTEL",
"value" : 5836,
"parameters" : [
{ "kind" : "LiteralInteger", "name" : "'Force Key'" }
],
"capabilities" : [ "FPGAMemoryAttributesINTEL" ],
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
}
]
},
Expand Down Expand Up @@ -11226,6 +11497,48 @@
"value" : 5698,
"extensions" : [ "SPV_INTEL_device_side_avc_motion_estimation" ],
"version" : "None"
},
{
"enumerant" : "FPGAMemoryAttributesINTEL",
"value" : 5824,
"extensions" : [ "SPV_INTEL_fpga_memory_attributes" ],
"version" : "None"
},
{
"enumerant" : "UnstructuredLoopControlsINTEL",
"value" : 5886,
"extensions" : [ "SPV_INTEL_unstructured_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "FPGALoopControlsINTEL",
"value" : 5888,
"extensions" : [ "SPV_INTEL_fpga_loop_controls" ],
"version" : "None"
},
{
"enumerant" : "KernelAttributesINTEL",
"value" : 5892,
Copy link
Contributor

@johnkslang johnkslang May 29, 2020

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

We want to keep these in numerical order.

Copy link
Contributor Author

@MrSidims MrSidims May 29, 2020

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Oops, thanks!

"extensions" : [ "SPV_INTEL_kernel_attributes" ],
"version" : "None"
},
{
"enumerant" : "FPGAKernelAttributesINTEL",
"value" : 5897,
"extensions" : [ "SPV_INTEL_kernel_attributes" ],
"version" : "None"
},
{
"enumerant" : "BlockingPipesINTEL",
"value" : 5945,
"extensions" : [ "SPV_INTEL_blocking_pipes" ],
"version" : "None"
},
{
"enumerant" : "FPGARegINTEL",
"value" : 5948,
"extensions" : [ "SPV_INTEL_fpga_reg" ],
"version" : "None"
}
]
},
Expand Down