Popular repositories Loading

1. HDLGen HDLGen Public

   A simple Python HDL code generator for Verilog/SystemVerilog and VHDL.

   Python 2 1

2. FABulous FABulous Public

   Forked from FPGA-Research/FABulous

   Fabric generator and CAD tools

   Python 1

3. llvm-project llvm-project Public

   Forked from llvm/llvm-project

   The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github pull requests at this moment. Please submit your patches at…

4. Test_project Test_project Public

   HTML

5. RISC-V-32IM_processor RISC-V-32IM_processor Public

   A simple 5-stage pipeline RISC-V 32IM processor in System Verilog

   SystemVerilog

6. Pyverilog Pyverilog Public

   Forked from PyHDI/Pyverilog

   Python-based Hardware Design Processing Toolkit for Verilog HDL

   Python