New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Highlight issue with systemverilog: if : else if : else/else if #196

Open

enots1010 opened this issue May 8, 2020 · 0 comments

enots1010 commented May 8, 2020 •

edited

Loading

I saw there is a solution working for highlighting of following structure:
if
else if
else

I was using the suggested way desribed here:
#121 (comment)

However this is not entirely working.

In some cases the "else" in the end is not present. The construct only contains

if
else if
else if

unfortunately this is not highlighted when using match it plug in and the suggested solution
from the link above.

Maybe somebody can support me here, because the vim reg expression are not that trivial in this case

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment