LLVM sBPF sign-extend optimzation

By @Richard Patel Jul 4, 2024

Problem

In sBPF there are no dedicated comparison operators and no condition registers. Instead, sBPF features conditional jumps like jsgt r2, r3, 0FF (jump to 0FF if r2 > r3).

There are conditional jumps for 64-bit unsigned and 64-bit signed registers. Expressing 32-bit signed conditions is quite difficult.

Example

```
1 void ex1(int r1, int r2) {
2 if(r1 < r2) abort();
3 }</pre>
```

Suppose the 32-bit value of w1 is 0 and the value of w2 is 1.

- w1 = 00000000
- w2 = 00000001

Now remember that w1 and w2 are sub-registers of r1 and r2. Since we have no jslt instruction that operates on 32-bit registers, we will have to use r1 and r2 instead.

From the compiler's point of view, since we have been dealing with sub-registers, the upper half of the "parent" register is undefined:

- r1 = ???????00000000
- r2 = ???????00000001

Note that every sBPF instruction clearly defines what the upper 32-bit of an output register are. But crucially, the output **differs** between different 32-bit ALU instructions. In x86, using eax as an output implicitly zeros the upper half of rax. However, sBPF 32-bit instructions do not always write zeros.

This means that we could encounter a bit pattern like so:

- r1 = fffffff0000000
- r2 = 000000000000000

Both jslt and jlt (signed and unsigned "jump if less") would return the incorrect result.

Current Solution

The compiler sign extends w1 and w2 (as of anza-xyz/llvm-project@8bc30e821e)

```
1 mov32 w8, w1
2 lsh64 r8, 32
3 arsh64 r8, 32 # sign extend
4 
5 mov32 w9, w2
6 lsh64 r9, 32
7 arsh64 r9, 32 # sign extend
8
9 islt r8 r0
```

This is unfortunate. We require two extra registers and 6 extra instructions in total.

Slightly Better Solution

The add32 REG, IMM instruction implicitly sign extends. Thus, we could instead do

```
1 mov32 w8, w1
2 add32 w8, 0 # sign extend
3 .
4 mov32 w9, w2
5 add32 w9, 0 # sign extend
6 .
7 jslt r8, r9
```

This saves two instructions.

The compiler is still dumb

Let's consider the following code (see llvm/test/CodeGen/SBF/loop-exit-cond.ll)

```
1 typedef unsigned long u64;
2 void foo(char *data, int idx, u64 *);
3 int test(int len, char *data) {
4 if (len < 100) {
5 for (int i = 1; i < len; i++) {
6 u64 d[1];
7 d[0] = data[0] ?: '0';
8 foo("%c", i, d);
9 }
10 }
11 return 0;
12 }
```

Let's look at the generated code. To prepare, run the following commands in your LLVM checkout:

8 build/bin/llc -march=sbf -mcpu=v3 /data/ripatel/llvm-project/build/test/CodeGen/SBF/Output/loop-exit-cond.ll.tmp1

With the current compiler code, the generated loop exit condition is this:

```
1 ; w7 stores "int i"
2 ; r8 stores "long len" (sign extended)
3
4 add32 w7, 1
5 mov64 r2, r7
6 lsh64 r2, 32
7 arsh64 r2, 32
8 jslt r2, r8, LBB0_8
```

With the "slightly better" patch, the generated code is this:

```
2 ; r3 stores "long len" (sign extended)
3
4 add32 w8, 1
5 mov32 w2, w8
6 add32 w2, 0
7 jslt r2, r3, LBB0_8
```

The above snippet is still problematic. r8 is already sign extended, so the mov32 w2, w8 and add32 w2, 0 instructions are unnecessary.

This is fixed by a peephole optimization that loops over SSA blocks. Whenever we find an explicit sign extension construct with an input produced by a sign-extending opcode (add32, sub32, mul32), we eliminate the sign extension.

Finally, we get:

1 ; w8 stores "int i"
2 ; r2 stores "long len" (sign extended)
3
4 add32 w8, 1
5 jslt r8, r2, LBB0_8