Skip to content

Commit 36be77d

Browse files
committed
adjustments after changes in mch2022-tools repo
1 parent e6429ac commit 36be77d

File tree

2 files changed

+12
-10
lines changed

2 files changed

+12
-10
lines changed

README.md

+2
Original file line numberDiff line numberDiff line change
@@ -86,6 +86,8 @@ make simulation DEMO=q5k
8686
___
8787
### On the MCH2022 badge
8888

89+
> The badge scripts require python dependencies: `pip install pyserial pyusb`
90+
8991
Plugin the board and type:
9092

9193
```

demos/Makefile

+10-10
Original file line numberDiff line numberDiff line change
@@ -32,7 +32,7 @@ ifeq ($(BOARD),icebreaker)
3232
iceprog build/$(BOARD)_standalone.bin
3333
else
3434
ifeq ($(BOARD),mch2022)
35-
./build/webusb_fpga.py build/$(BOARD)_standalone.bin
35+
./build/fpga.py build/$(BOARD)_standalone.bin
3636
else
3737
echo "no yet implemented"
3838
endif
@@ -75,13 +75,13 @@ ifeq ($(BOARD),icebreaker)
7575
iceprog build/$(BOARD).bin
7676
else
7777
ifeq ($(BOARD),mch2022)
78-
./build/webusb_fpga.py build/write.bin
78+
./build/fpga.py build/write.bin
7979
sleep 0.5
8080
python ./build/send.py $(MCH2022_PORT) 1048576 build/$(DEMO).img
81-
./build/webusb_fpga.py build/write.bin
81+
./build/fpga.py build/write.bin
8282
sleep 0.5
8383
python ./build/send.py $(MCH2022_PORT) 2097152 build/$(DATA_PACK)
84-
./build/webusb_fpga.py build/$(BOARD).bin
84+
./build/fpga.py build/$(BOARD).bin
8585
else
8686
echo "no yet implemented"
8787
endif
@@ -92,7 +92,7 @@ ifeq ($(BOARD),icebreaker)
9292
iceprog -o 2M build/$(DATA_PACK)
9393
else
9494
ifeq ($(BOARD),mch2022)
95-
./build/webusb_fpga.py build/write.bin
95+
./build/fpga.py build/write.bin
9696
sleep 0.5
9797
python ./build/send.py $(MCH2022_PORT) 2097152 build/$(DATA_PACK)
9898
else
@@ -105,7 +105,7 @@ ifeq ($(BOARD),icebreaker)
105105
iceprog build/$(BOARD).bin
106106
else
107107
ifeq ($(BOARD),mch2022)
108-
./build/webusb_fpga.py build/$(BOARD).bin
108+
./build/fpga.py build/$(BOARD).bin
109109
else
110110
echo "no yet implemented"
111111
endif
@@ -116,19 +116,19 @@ ifeq ($(BOARD),icebreaker)
116116
iceprog -o 1M build/$(DEMO).img
117117
else
118118
ifeq ($(BOARD),mch2022)
119-
./build/webusb_fpga.py build/write.bin
119+
./build/fpga.py build/write.bin
120120
sleep 0.5
121121
python ./build/send.py $(MCH2022_PORT) 1048576 build/$(DEMO).img
122-
./build/webusb_fpga.py build/$(BOARD).bin
122+
./build/fpga.py build/$(BOARD).bin
123123
else
124124
echo "no yet implemented"
125125
endif
126126
endif
127127

128128
mch2022prog:
129129
mkdir -p build
130-
-wget -nc https://raw.githubusercontent.com/badgeteam/mch2022-tools/master/webusb_fpga.py -O build/webusb_fpga.py
131-
chmod 755 build/webusb_fpga.py
130+
-wget -nc https://raw.githubusercontent.com/badgeteam/mch2022-tools/master/fpga.py -O build/fpga.py
131+
chmod 755 build/fpga.py
132132
-wget -nc https://github.com/sylefeb/mch2022-silice/raw/main/qpsram_loader/bitstreams/write.bin -O build/write.bin
133133
-wget -nc https://github.com/sylefeb/mch2022-silice/raw/main/qpsram_loader/send.py -O build/send.py
134134

0 commit comments

Comments
 (0)