We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 7c96085 commit 77876b5Copy full SHA for 77876b5
src/doc/rustc/src/platform-support/riscv32im-risc0-zkvm-elf.md
@@ -8,7 +8,6 @@ RISC Zero's Zero Knowledge Virtual Machine (zkVM) implementing the RV32IM instru
8
9
[@flaub](https://github.com/flaub)
10
[@jbruestle](https://github.com/jbruestle)
11
-[@SchmErik](https://github.com/SchmErik)
12
13
## Background
14
0 commit comments