{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":706410044,"defaultBranch":"main","name":"riscv-server-platform","ownerLogin":"riscv-non-isa","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-10-17T22:32:10.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/89279762?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1722268463.0","currentOid":""},"activityList":{"items":[{"before":"9de6a7b7af92a3dcace61792c3d11c88e70090c5","after":"d29f1fc1e3e023585e965dbc89d91e7ec02e0448","ref":"refs/heads/main","pushedAt":"2024-08-31T02:19:09.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #21 from punitagrawal/clarify-RVA_020\n\nRVA_020: Provide additional context for Ssccfg","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2435219878\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/21\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/21/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/21\">#21</a> from punitagrawal/clarify-RVA_020"}},{"before":"c7750ca38c71c027f1766417e9bb2ba6f22e81af","after":"9de6a7b7af92a3dcace61792c3d11c88e70090c5","ref":"refs/heads/main","pushedAt":"2024-07-29T15:57:34.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #23 from riscv-non-isa/matching_ts_sec_stubs\n\nAdd matching test stubs for new security requirements.","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2435788868\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/23\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/23/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/23\">#23</a> from riscv-non-isa/matching_ts_sec_stubs"}},{"before":null,"after":"001940e47af40ac1f8064739bc5e1e0c55124f6f","ref":"refs/heads/matching_ts_sec_stubs","pushedAt":"2024-07-29T15:54:23.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Add matching test stubs for new security requirements.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Add matching test stubs for new security requirements."}},{"before":"cdba014819bf48133cfa32952dc98b9086036048","after":"c7750ca38c71c027f1766417e9bb2ba6f22e81af","ref":"refs/heads/main","pushedAt":"2024-07-29T15:52:14.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #22 from andreabolognani/secure-boot\n\nSpell out some Secure Boot requirements","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2435671853\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/22\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/22/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/22\">#22</a> from andreabolognani/secure-boot"}},{"before":"3e3973015e9948ede44259f24e363d9dde0438aa","after":"cdba014819bf48133cfa32952dc98b9086036048","ref":"refs/heads/main","pushedAt":"2024-07-29T01:14:52.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #20 from riscv-non-isa/uefi_platform_element_review\n\nWork through UEFI 2.6.2. Platform-Specific Elements","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2434221993\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/20\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/20/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/20\">#20</a> from riscv-non-isa/uefi_platform_element_review"}},{"before":null,"after":"c18d1761d506eb6f4c117ad9de68a9989e70aced","ref":"refs/heads/uefi_platform_element_review","pushedAt":"2024-07-29T01:00:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Work through UEFI 2.6.2. Platform-Specific Elements and identify elements mandatory\nand recommended for server platforms. These mostly ended up being firmware requirements -\nthe logic here was that core firmware behavior (esp. around security, interfaces) should be\nmandatory, whereas the IO requirements (supporting NIC or disk boot) are in the SHOULD\ncategory to allow reasonable trade-offs to be made in cloud environments. For example,\na cloud provider may not care much about the ability to network boot or boot from\nnon-networked storage, depending on the infrastruture design.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Work through UEFI 2.6.2. Platform-Specific Elements and identify elem…"}},{"before":"79a1045138806b021d1af3fe314560aa2e1768fb","after":"3e3973015e9948ede44259f24e363d9dde0438aa","ref":"refs/heads/main","pushedAt":"2024-07-01T05:16:33.000Z","pushType":"pr_merge","commitsCount":9,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #17 from andreabolognani/misc\n\nMiscellaneous fixes and tweaks","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2378327748\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/17\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/17/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/17\">#17</a> from andreabolognani/misc"}},{"before":"f3bffa21c5d6120dba057dbe6be62df72435704d","after":null,"ref":"refs/heads/require_tpm","pushedAt":"2024-06-13T22:32:13.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"}},{"before":"464fc58bb8d5f3cee175eb2b9c7fd89dabd3a693","after":"79a1045138806b021d1af3fe314560aa2e1768fb","ref":"refs/heads/main","pushedAt":"2024-06-13T22:32:09.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #9 from riscv-non-isa/require_tpm\n\nRequire a TPM.","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2352162624\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/9\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/9/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/9\">#9</a> from riscv-non-isa/require_tpm"}},{"before":null,"after":"f3bffa21c5d6120dba057dbe6be62df72435704d","ref":"refs/heads/require_tpm","pushedAt":"2024-06-13T22:23:37.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Require a TPM.\n\nAdded to the existing peripherals section, since it is a peripheral. There will probably be a security section, but that should contain guarantees/apparent behavior.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Require a TPM."}},{"before":"c4255ad0925066da63bfe07a308d59628035e688","after":"464fc58bb8d5f3cee175eb2b9c7fd89dabd3a693","ref":"refs/heads/main","pushedAt":"2024-06-03T21:38:43.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Merge pull request #6 from ved-rivos/rva_020\n\nUpdate hart requirements","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2331738020\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-non-isa/riscv-server-platform/issues/6\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-non-isa/riscv-server-platform/pull/6/hovercard\" href=\"https://github.com/riscv-non-isa/riscv-server-platform/pull/6\">#6</a> from ved-rivos/rva_020"}},{"before":"044c8cbefd4698ad9f4ada1beab2c0a56e1fb828","after":"c4255ad0925066da63bfe07a308d59628035e688","ref":"refs/heads/main","pushedAt":"2024-04-15T22:31:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Formatting\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Formatting"}},{"before":"f441f21d854f44db90bbdf2549a2360c58ef429d","after":"044c8cbefd4698ad9f4ada1beab2c0a56e1fb828","ref":"refs/heads/main","pushedAt":"2023-12-09T06:46:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Reference charter doc from readme.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Reference charter doc from readme."}},{"before":"5d6d7fd714c9d6bff30d13d6f89077b74a17b707","after":"f441f21d854f44db90bbdf2549a2360c58ef429d","ref":"refs/heads/main","pushedAt":"2023-12-07T04:58:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Stub-out tests for added requirements.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Stub-out tests for added requirements."}},{"before":"2d684fa71c20ef43878c8b9041213103f39fdfee","after":"5d6d7fd714c9d6bff30d13d6f89077b74a17b707","ref":"refs/heads/main","pushedAt":"2023-12-06T20:06:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Make contributors list alphabetical\n\n(probably should be much larger given that I've copied over a part of server soc doc!)\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Make contributors list alphabetical"}},{"before":"0bc4118f9939871bb3d25382cd5f87bb772af20c","after":"2d684fa71c20ef43878c8b9041213103f39fdfee","ref":"refs/heads/main","pushedAt":"2023-12-06T20:02:34.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Make it clear where the revnumber/revdate/revmark comes from.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Make it clear where the revnumber/revdate/revmark comes from."}},{"before":"babcc54595a4ceb7b27cac1c17bb20d3db5c781b","after":"0bc4118f9939871bb3d25382cd5f87bb772af20c","ref":"refs/heads/main","pushedAt":"2023-12-06T19:58:18.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Add RISC-V hart reqs and tests over from server soc spec.\n\nAs per mailing list discussion and agreement between Greg and Ved, these will move from the Server SoC spec.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Add RISC-V hart reqs and tests over from server soc spec."}},{"before":"1ee1dc9865a2ce45935eebeb4baf2299eb3fa17c","after":"babcc54595a4ceb7b27cac1c17bb20d3db5c781b","ref":"refs/heads/main","pushedAt":"2023-12-06T19:55:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Add RISC-V hart reqs and tests over from server soc spec.\n\nAs per mailing list discussion and agreement between Greg and Ved, these will move from the Server SoC spec.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Add RISC-V hart reqs and tests over from server soc spec."}},{"before":"d9495f3ad3e6a73c0ea1ed765717dfcfb1889b54","after":"1ee1dc9865a2ce45935eebeb4baf2299eb3fa17c","ref":"refs/heads/main","pushedAt":"2023-12-04T21:58:27.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Cover MNG_030 in the UART requirement (and add a requirement on supported baud)\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Cover MNG_030 in the UART requirement (and add a requirement on suppo…"}},{"before":"c723687681ac7589de2150d4ff110d9869e408f8","after":"d9495f3ad3e6a73c0ea1ed765717dfcfb1889b54","ref":"refs/heads/main","pushedAt":"2023-12-04T21:39:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Address Greg's comment on ambiguous language for HSOC_020\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Address Greg's comment on ambiguous language for HSOC_020"}},{"before":"5c249b7b72eaad9b3bafbbb522ab9ef8b2818fd6","after":"c723687681ac7589de2150d4ff110d9869e408f8","ref":"refs/heads/main","pushedAt":"2023-12-01T05:30:42.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"More content seeding.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"More content seeding."}},{"before":"9a2a56ad558284836f682bbf2dce21ffd06c7108","after":"5c249b7b72eaad9b3bafbbb522ab9ef8b2818fd6","ref":"refs/heads/main","pushedAt":"2023-12-01T00:57:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Refresh pdfs\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Refresh pdfs"}},{"before":"1969541581cfedf3cf428fcdc0119cdb5da89e21","after":"9a2a56ad558284836f682bbf2dce21ffd06c7108","ref":"refs/heads/main","pushedAt":"2023-12-01T00:56:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Add basic firmware requirement on BRS-I.","shortMessageHtmlLink":"Add basic firmware requirement on BRS-I."}},{"before":"b33c36c674eee6edce81dd1a0c83ac2257af055e","after":"1969541581cfedf3cf428fcdc0119cdb5da89e21","ref":"refs/heads/main","pushedAt":"2023-12-01T00:49:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andreiw","name":"Andrei Warkentin","path":"/andreiw","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/732523?s=80&v=4"},"commit":{"message":"Early skeleton based on server-soc spec.\n\nThis is going to be structured in a very similar way.\n\nSigned-off-by: Andrei Warkentin <andrei.warkentin@intel.com>","shortMessageHtmlLink":"Early skeleton based on server-soc spec."}},{"before":"36eadbff155f293a2015360e664f5f6052dcc2b9","after":"b33c36c674eee6edce81dd1a0c83ac2257af055e","ref":"refs/heads/main","pushedAt":"2023-10-17T22:44:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"rpsene","name":"Rafael Sene","path":"/rpsene","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20800562?s=80&v=4"},"commit":{"message":"Minor Updates","shortMessageHtmlLink":"Minor Updates"}},{"before":null,"after":"36eadbff155f293a2015360e664f5f6052dcc2b9","ref":"refs/heads/main","pushedAt":"2023-10-17T22:32:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"rpsene","name":"Rafael Sene","path":"/rpsene","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20800562?s=80&v=4"},"commit":{"message":"Initial commit","shortMessageHtmlLink":"Initial commit"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOC0zMVQwMjoxOTowOS4wMDAwMDBazwAAAASpKkOI","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMC0xN1QyMjozMjoxMi4wMDAwMDBazwAAAAOZbtQ2"}},"title":"Activity · riscv-non-isa/riscv-server-platform"}