This project implements uart inside the Altera Cylone 4 FPGA which then uses a buffer to send and recieve ascii characters.
Built with Quartus 17.
- Open project in quartus.
- View pinout in pin assignment selector.
- Wire up and program.
- View code to modify to the specific need.
Send and recieve words at a time. Make more interactive. Improve documentation and project structure.