Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Cannot simulate with QuestaSim #891

Open
BasF0 opened this issue Jul 17, 2019 · 3 comments
Open

Cannot simulate with QuestaSim #891

BasF0 opened this issue Jul 17, 2019 · 3 comments

Comments

@BasF0
Copy link

BasF0 commented Jul 17, 2019

When trying to start simulation of an example with QuestaSim it fails with message:

# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design

In the compile_questa.log the first error is:

** Error: ../../hdl/core/snap_core_types.vhd(257): near "address": (vcom-1576) expecting ':'.

Which fails to compile top, thus failing simulation. The line mentioned is a comment, so I'm not sure what is going on there.

occurs on latest master: 1507cb1
also tried one of the early commits mentioning questasim, same error: 1ebc208

Tried with FPGA= Xilinx U200, Nallatech 250S, hdl_helloworld, hls_helloworld examples..

Vivado v2018.3, QuestaSim-64 10.6a

@bmesnet
Copy link
Collaborator

bmesnet commented Jul 22, 2019

Hello
I have unfortunately no more access to this Questa license, but it seems that your issue could be due to the comment itself. Can you try and remove the 2 commented lines, then do a make clean to be sure the file snap_core_types.vhd will be regenerated from the source file , and redo your simulation?
Thanks

@BasF0
Copy link
Author

BasF0 commented Jul 24, 2019

Update: so removing the lines suggested only brings the error to the next "-- PSL *" comment until none of the source files in /snap/hardware/hdl/core/ have them anymore.. Found out why, looks like there is a naming conflict with https://en.wikipedia.org/wiki/Property_Specification_Language that Questa expects. To prevent this, in modelsim.ini I uncomment "EmbeddedPsl = 0"

Since "make model" resets the modelsim.ini file, atm I manually run vsim and run compile.do and elaborate.do

Also, the output is generated in a different directory than run_sim seems to expect
Whereas the output is at:

$SNAP_ROOT/hardware/sim/questa/questa_lib/msim
$SNAP_ROOT/hardware/sim/questa/questa_lib/work

Also, I believe that simulation target should be "top_opt" and not "top" as in run_sim

After this, calling run_sim, Questa seems to start without errors but pauses at 0ps. I believe that at this point a new terminal should pop up, but it doesn't. Manually hitting "run all" gives a fatal error on core/top.sv, "Null foreign function encountered when calling 'psl_bfm_init'. Maybe DCI related?

@bmesnet
Copy link
Collaborator

bmesnet commented Jul 26, 2019

Hi @BasF0
Anything you can improve is welcome for the community. Don't hesitate to do a pull request of your code as soon as you have been able to fix this issue. I confirm that I can't get any license nor support for this simulator as of today. Maybe Mentor Graphics can help you diagnosing the failure if you have a license/support. Thanks

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants