README.md

cached dilated causal convolutions

a wavenet like architecture running on a daisy patch ( cortex-m7 ) at 48kHz and with a eurorack pmod and ecpix-5 FPGA at 192kHz

see the MCU blog post followed by the FPGA blog post