-
Notifications
You must be signed in to change notification settings - Fork 8
Issues: kumasento/polsca
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[COSIM][baseline] understand the mismatched latency between phism and csim
case study
#26
opened Sep 18, 2021 by
kumasento
[SYNTH][deriche] cannot synth exp2f
bug
Something isn't working
wontfix
This will not be worked on
#24
opened Sep 17, 2021 by
kumasento
[COSIM][symm] csim interface purged some ports
bug
Something isn't working
#23
opened Sep 17, 2021 by
kumasento
[COSIM][correlation] Weird memory port generated from C sim
bug
Something isn't working
#22
opened Sep 17, 2021 by
kumasento
[POLYBENCH][CASE STUDY] trmm: use outer indvars as inner bounds
case study
#21
opened Sep 17, 2021 by
kumasento
[COSIM][2mm][SMALL] mismatched ports
bug
Something isn't working
#19
opened Sep 16, 2021 by
kumasento
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.