-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathCalculatePixOS_drc.vhf
10430 lines (9511 loc) · 419 KB
/
CalculatePixOS_drc.vhf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--------------------------------------------------------------------------------
-- ____ ____
-- / /\/ /
-- /___/ \ / Vendor: Xilinx
-- \ \ \/ Version : 14.7
-- \ \ Application : sch2hdl
-- / / Filename : CalculatePixOS_drc.vhf
-- /___/ /\ Timestamp : 06/17/2023 23:54:16
-- \ \ / \
-- \___\/\___\
--
--Command: /home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/sch2hdl -sympath /home/user/workspace/melexis_mlx90641/ipcore_dir -intstyle ise -family virtex4 -flat -suppress -vhdl CalculatePixOS_drc.vhf -w /home/user/workspace/melexis_mlx90641/CalculatePixOS.sch
--Design Name: CalculatePixOS
--Device: virtex4
--Purpose:
-- This vhdl netlist is translated from an ECS schematic. It can be
-- synthesized and simulated, but it should not be modified.
--
library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;
entity M2_1_MXILINX_CalculatePixOS is
port ( D0 : in std_logic;
D1 : in std_logic;
S0 : in std_logic;
O : out std_logic);
end M2_1_MXILINX_CalculatePixOS;
architecture BEHAVIORAL of M2_1_MXILINX_CalculatePixOS is
attribute BOX_TYPE : string ;
signal M0 : std_logic;
signal M1 : std_logic;
component AND2B1
port ( I0 : in std_logic;
I1 : in std_logic;
O : out std_logic);
end component;
attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
component OR2
port ( I0 : in std_logic;
I1 : in std_logic;
O : out std_logic);
end component;
attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
component AND2
port ( I0 : in std_logic;
I1 : in std_logic;
O : out std_logic);
end component;
attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
begin
I_36_7 : AND2B1
port map (I0=>S0,
I1=>D0,
O=>M0);
I_36_8 : OR2
port map (I0=>M1,
I1=>M0,
O=>O);
I_36_9 : AND2
port map (I0=>D1,
I1=>S0,
O=>M1);
end BEHAVIORAL;
library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;
entity ExtractKvParameters_MUSER_CalculatePixOS is
port ( divfpr : in std_logic_vector (31 downto 0);
divfprdy : in std_logic;
i_addr : in std_logic_vector (9 downto 0);
i_clock : in std_logic;
i_reset : in std_logic;
i_run : in std_logic;
i2c_mem_douta : in std_logic_vector (7 downto 0);
divfpa : out std_logic_vector (31 downto 0);
divfpb : out std_logic_vector (31 downto 0);
divfpce : out std_logic;
divfpond : out std_logic;
divfpsclr : out std_logic;
i2c_mem_addra : out std_logic_vector (11 downto 0);
i2c_mem_ena : out std_logic;
o_do : out std_logic_vector (31 downto 0);
o_rdy : out std_logic);
end ExtractKvParameters_MUSER_CalculatePixOS;
architecture BEHAVIORAL of ExtractKvParameters_MUSER_CalculatePixOS is
attribute DOA_REG : string ;
attribute DOB_REG : string ;
attribute INIT_00 : string ;
attribute INIT_01 : string ;
attribute INIT_02 : string ;
attribute INIT_03 : string ;
attribute INIT_04 : string ;
attribute INIT_05 : string ;
attribute INIT_06 : string ;
attribute INIT_07 : string ;
attribute INIT_08 : string ;
attribute INIT_09 : string ;
attribute INIT_0A : string ;
attribute INIT_0B : string ;
attribute INIT_0C : string ;
attribute INIT_0D : string ;
attribute INIT_0E : string ;
attribute INIT_0F : string ;
attribute INIT_10 : string ;
attribute INIT_11 : string ;
attribute INIT_12 : string ;
attribute INIT_13 : string ;
attribute INIT_14 : string ;
attribute INIT_15 : string ;
attribute INIT_16 : string ;
attribute INIT_17 : string ;
attribute INIT_18 : string ;
attribute INIT_19 : string ;
attribute INIT_1A : string ;
attribute INIT_1B : string ;
attribute INIT_1C : string ;
attribute INIT_1D : string ;
attribute INIT_1E : string ;
attribute INIT_1F : string ;
attribute INIT_20 : string ;
attribute INIT_21 : string ;
attribute INIT_22 : string ;
attribute INIT_23 : string ;
attribute INIT_24 : string ;
attribute INIT_25 : string ;
attribute INIT_26 : string ;
attribute INIT_27 : string ;
attribute INIT_28 : string ;
attribute INIT_29 : string ;
attribute INIT_2A : string ;
attribute INIT_2B : string ;
attribute INIT_2C : string ;
attribute INIT_2D : string ;
attribute INIT_2E : string ;
attribute INIT_2F : string ;
attribute INIT_30 : string ;
attribute INIT_31 : string ;
attribute INIT_32 : string ;
attribute INIT_33 : string ;
attribute INIT_34 : string ;
attribute INIT_35 : string ;
attribute INIT_36 : string ;
attribute INIT_37 : string ;
attribute INIT_38 : string ;
attribute INIT_39 : string ;
attribute INIT_3A : string ;
attribute INIT_3B : string ;
attribute INIT_3C : string ;
attribute INIT_3D : string ;
attribute INIT_3E : string ;
attribute INIT_3F : string ;
attribute INIT_A : string ;
attribute INIT_B : string ;
attribute INITP_00 : string ;
attribute INITP_01 : string ;
attribute INITP_02 : string ;
attribute INITP_03 : string ;
attribute INITP_04 : string ;
attribute INITP_05 : string ;
attribute INITP_06 : string ;
attribute INITP_07 : string ;
attribute INIT_FILE : string ;
attribute INVERT_CLK_DOA_REG : string ;
attribute INVERT_CLK_DOB_REG : string ;
attribute RAM_EXTENSION_A : string ;
attribute RAM_EXTENSION_B : string ;
attribute READ_WIDTH_A : string ;
attribute READ_WIDTH_B : string ;
attribute SRVAL_A : string ;
attribute SRVAL_B : string ;
attribute WRITE_MODE_A : string ;
attribute WRITE_MODE_B : string ;
attribute WRITE_WIDTH_A : string ;
attribute WRITE_WIDTH_B : string ;
attribute SIM_COLLISION_CHECK : string ;
attribute BOX_TYPE : string ;
attribute HU_SET : string ;
signal mux_addr1 : std_logic_vector (9 downto 0);
signal XLXN_44 : std_logic_vector (14 downto 0);
signal XLXN_45 : std_logic_vector (14 downto 0);
signal XLXN_59 : std_logic;
signal XLXN_78 : std_logic_vector (31 downto 0);
signal XLXN_79 : std_logic_vector (31 downto 0);
signal XLXN_139 : std_logic_vector (3 downto 0);
signal XLXN_186 : std_logic;
signal XLXN_187 : std_logic;
signal XLXN_188 : std_logic_vector (0 to 4);
signal XLXN_189 : std_logic_vector (0 to 4);
signal XLXN_194 : std_logic_vector (3 downto 0);
signal XLXN_195 : std_logic_vector (3 downto 0);
signal XLXN_200 : std_logic_vector (31 downto 0);
signal XLXN_201 : std_logic_vector (31 downto 0);
signal XLXN_202 : std_logic_vector (3 downto 0);
signal XLXN_203 : std_logic_vector (3 downto 0);
signal XLXN_204 : std_logic_vector (3 downto 0);
signal XLXN_205 : std_logic_vector (3 downto 0);
signal XLXN_209 : std_logic_vector (3 downto 0);
signal XLXN_210 : std_logic_vector (9 downto 0);
signal XLXN_211 : std_logic_vector (31 downto 0);
signal XLXN_216 : std_logic;
signal o_rdy_DUMMY : std_logic;
signal mem_kv_1_ADDRB_openSignal : std_logic_vector (14 downto 0);
signal mem_kv_1_CASCADEINA_openSignal : std_logic;
signal mem_kv_1_CASCADEINB_openSignal : std_logic;
signal mem_kv_1_CLKB_openSignal : std_logic;
signal mem_kv_1_DIB_openSignal : std_logic_vector (31 downto 0);
signal mem_kv_1_DIPA_openSignal : std_logic_vector (3 downto 0);
signal mem_kv_1_DIPB_openSignal : std_logic_vector (3 downto 0);
signal mem_kv_1_ENB_openSignal : std_logic;
signal mem_kv_1_REGCEA_openSignal : std_logic;
signal mem_kv_1_REGCEB_openSignal : std_logic;
signal mem_kv_1_SSRB_openSignal : std_logic;
signal mem_kv_1_WEB_openSignal : std_logic_vector (3 downto 0);
signal mem_kv_2_ADDRB_openSignal : std_logic_vector (14 downto 0);
signal mem_kv_2_CASCADEINA_openSignal : std_logic;
signal mem_kv_2_CASCADEINB_openSignal : std_logic;
signal mem_kv_2_CLKB_openSignal : std_logic;
signal mem_kv_2_DIB_openSignal : std_logic_vector (31 downto 0);
signal mem_kv_2_DIPA_openSignal : std_logic_vector (3 downto 0);
signal mem_kv_2_DIPB_openSignal : std_logic_vector (3 downto 0);
signal mem_kv_2_ENB_openSignal : std_logic;
signal mem_kv_2_REGCEA_openSignal : std_logic;
signal mem_kv_2_REGCEB_openSignal : std_logic;
signal mem_kv_2_SSRB_openSignal : std_logic;
signal mem_kv_2_WEB_openSignal : std_logic_vector (3 downto 0);
component RAMB16
-- synopsys translate_off
generic( DOA_REG : integer := 0;
DOB_REG : integer := 0;
INIT_00 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_01 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_02 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_03 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_04 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_05 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_06 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_07 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_08 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_09 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_0A : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_0B : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_0C : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_0D : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_0E : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_0F : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_10 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_11 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_12 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_13 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_14 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_15 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_16 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_17 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_18 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_19 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_1A : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_1B : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_1C : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_1D : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_1E : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_1F : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_20 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_21 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_22 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_23 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_24 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_25 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_26 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_27 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_28 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_29 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_2A : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_2B : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_2C : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_2D : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_2E : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_2F : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_30 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_31 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_32 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_33 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_34 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_35 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_36 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_37 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_38 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_39 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_3A : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_3B : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_3C : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_3D : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_3E : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_3F : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_A : bit_vector := x"000000000";
INIT_B : bit_vector := x"000000000";
INITP_00 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_01 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_02 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_03 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_04 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_05 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_06 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INITP_07 : bit_vector :=
x"0000000000000000000000000000000000000000000000000000000000000000";
INIT_FILE : string := "NONE";
INVERT_CLK_DOA_REG : boolean := FALSE;
INVERT_CLK_DOB_REG : boolean := FALSE;
RAM_EXTENSION_A : string := "NONE";
RAM_EXTENSION_B : string := "NONE";
READ_WIDTH_A : integer := 0;
READ_WIDTH_B : integer := 0;
SRVAL_A : bit_vector := x"000000000";
SRVAL_B : bit_vector := x"000000000";
WRITE_MODE_A : string := "WRITE_FIRST";
WRITE_MODE_B : string := "WRITE_FIRST";
WRITE_WIDTH_A : integer := 0;
WRITE_WIDTH_B : integer := 0;
SIM_COLLISION_CHECK : string := "ALL");
-- synopsys translate_on
port ( ADDRA : in std_logic_vector (14 downto 0);
ADDRB : in std_logic_vector (14 downto 0);
CASCADEINA : in std_logic;
CASCADEINB : in std_logic;
CLKA : in std_logic;
CLKB : in std_logic;
DIA : in std_logic_vector (31 downto 0);
DIB : in std_logic_vector (31 downto 0);
DIPA : in std_logic_vector (3 downto 0);
DIPB : in std_logic_vector (3 downto 0);
ENA : in std_logic;
REGCEA : in std_logic;
REGCEB : in std_logic;
ENB : in std_logic;
SSRA : in std_logic;
SSRB : in std_logic;
WEA : in std_logic_vector (3 downto 0);
WEB : in std_logic_vector (3 downto 0);
CASCADEOUTA : out std_logic;
CASCADEOUTB : out std_logic;
DOA : out std_logic_vector (31 downto 0);
DOB : out std_logic_vector (31 downto 0);
DOPA : out std_logic_vector (3 downto 0);
DOPB : out std_logic_vector (3 downto 0));
end component;
attribute DOA_REG of RAMB16 : component is "0";
attribute DOB_REG of RAMB16 : component is "0";
attribute INIT_00 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_01 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_02 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_03 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_04 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_05 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_06 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_07 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_08 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_09 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0A of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0B of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0C of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0D of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0E of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0F of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_10 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_11 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_12 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_13 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_14 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_15 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_16 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_17 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_18 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_19 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_1A of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_1B of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_1C of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_1D of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_1E of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_1F of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_20 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_21 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_22 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_23 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_24 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_25 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_26 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_27 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_28 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_29 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2A of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2B of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2C of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2D of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2E of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2F of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_30 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_31 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_32 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_33 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_34 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_35 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_36 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_37 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_38 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_39 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3A of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3B of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3C of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3D of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3E of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3F of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_A of RAMB16 : component is "000000000";
attribute INIT_B of RAMB16 : component is "000000000";
attribute INITP_00 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_01 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_02 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_03 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_04 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_05 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_06 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_07 of RAMB16 : component is
"0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_FILE of RAMB16 : component is "NONE";
attribute INVERT_CLK_DOA_REG of RAMB16 : component is "FALSE";
attribute INVERT_CLK_DOB_REG of RAMB16 : component is "FALSE";
attribute RAM_EXTENSION_A of RAMB16 : component is "NONE";
attribute RAM_EXTENSION_B of RAMB16 : component is "NONE";
attribute READ_WIDTH_A of RAMB16 : component is "0";
attribute READ_WIDTH_B of RAMB16 : component is "0";
attribute SRVAL_A of RAMB16 : component is "000000000";
attribute SRVAL_B of RAMB16 : component is "000000000";
attribute WRITE_MODE_A of RAMB16 : component is "WRITE_FIRST";
attribute WRITE_MODE_B of RAMB16 : component is "WRITE_FIRST";
attribute WRITE_WIDTH_A of RAMB16 : component is "0";
attribute WRITE_WIDTH_B of RAMB16 : component is "0";
attribute SIM_COLLISION_CHECK of RAMB16 : component is "ALL";
attribute BOX_TYPE of RAMB16 : component is "BLACK_BOX";
component M2_1_MXILINX_CalculatePixOS
port ( D0 : in std_logic;
D1 : in std_logic;
S0 : in std_logic;
O : out std_logic);
end component;
component INV
port ( I : in std_logic;
O : out std_logic);
end component;
attribute BOX_TYPE of INV : component is "BLACK_BOX";
component GND
port ( G : out std_logic);
end component;
attribute BOX_TYPE of GND : component is "BLACK_BOX";
component BUF
port ( I : in std_logic;
O : out std_logic);
end component;
attribute BOX_TYPE of BUF : component is "BLACK_BOX";
component ExtractKvParameters_process_p0
port ( i_clock : in std_logic;
i_reset : in std_logic;
i_run : in std_logic;
divfprdy : in std_logic;
i2c_mem_douta : in std_logic_vector (7 downto 0);
nibble_in1 : in std_logic_vector (31 downto 0);
nibble_in2 : in std_logic_vector (31 downto 0);
kvijee : in std_logic_vector (3 downto 0);
divfpr : in std_logic_vector (31 downto 0);
i2c_mem_ena : out std_logic;
o_write_enable : out std_logic;
o_rdy : out std_logic;
divfpond : out std_logic;
divfpsclr : out std_logic;
divfpce : out std_logic;
i2c_mem_addra : out std_logic_vector (11 downto 0);
o_addra : out std_logic_vector (9 downto 0);
o_dia : out std_logic_vector (31 downto 0);
nibble_out1 : out std_logic_vector (3 downto 0);
nibble_out2 : out std_logic_vector (3 downto 0);
o_row : out std_logic_vector (0 to 4);
o_col : out std_logic_vector (0 to 4);
kvijee_oo : out std_logic_vector (3 downto 0);
kvijee_eo : out std_logic_vector (3 downto 0);
kvijee_oe : out std_logic_vector (3 downto 0);
kvijee_ee : out std_logic_vector (3 downto 0);
divfpa : out std_logic_vector (31 downto 0);
divfpb : out std_logic_vector (31 downto 0));
end component;
component rom_unsigned4bit_2powx
port ( nibble_in : in std_logic_vector (3 downto 0);
nibble_out : out std_logic_vector (31 downto 0));
end component;
component rom_signed4bit
port ( nibble_in : in std_logic_vector (3 downto 0);
nibble_out : out std_logic_vector (31 downto 0));
end component;
component colrow_even
port ( col : in std_logic_vector (0 to 4);
row : in std_logic_vector (0 to 4);
cole : out std_logic;
rowe : out std_logic);
end component;
component ExtractKvParameters_process_p1
port ( cole : in std_logic;
rowe : in std_logic;
kvijee_oo : in std_logic_vector (3 downto 0);
kvijee_eo : in std_logic_vector (3 downto 0);
kvijee_oe : in std_logic_vector (3 downto 0);
kvijee_ee : in std_logic_vector (3 downto 0);
kvijee : out std_logic_vector (3 downto 0));
end component;
attribute WRITE_WIDTH_B of mem_kv_1 : label is "36";
attribute WRITE_WIDTH_A of mem_kv_1 : label is "36";
attribute WRITE_MODE_B of mem_kv_1 : label is "READ_FIRST";
attribute WRITE_MODE_A of mem_kv_1 : label is "READ_FIRST";
attribute READ_WIDTH_B of mem_kv_1 : label is "36";
attribute READ_WIDTH_A of mem_kv_1 : label is "36";
attribute WRITE_WIDTH_B of mem_kv_2 : label is "36";
attribute WRITE_WIDTH_A of mem_kv_2 : label is "36";
attribute WRITE_MODE_B of mem_kv_2 : label is "READ_FIRST";
attribute WRITE_MODE_A of mem_kv_2 : label is "READ_FIRST";
attribute READ_WIDTH_B of mem_kv_2 : label is "36";
attribute READ_WIDTH_A of mem_kv_2 : label is "36";
attribute HU_SET of MUX_ADDR_0 : label is "MUX_ADDR_0_41";
attribute HU_SET of MUX_ADDR_1 : label is "MUX_ADDR_1_40";
attribute HU_SET of MUX_ADDR_2 : label is "MUX_ADDR_2_39";
attribute HU_SET of MUX_ADDR_3 : label is "MUX_ADDR_3_38";
attribute HU_SET of MUX_ADDR_4 : label is "MUX_ADDR_4_37";
attribute HU_SET of MUX_ADDR_5 : label is "MUX_ADDR_5_36";
attribute HU_SET of MUX_ADDR_6 : label is "MUX_ADDR_6_35";
attribute HU_SET of MUX_ADDR_7 : label is "MUX_ADDR_7_34";
attribute HU_SET of MUX_ADDR_8 : label is "MUX_ADDR_8_33";
attribute HU_SET of MUX_ADDR_9 : label is "MUX_ADDR_9_32";
attribute HU_SET of MUX_DO_0 : label is "MUX_DO_0_31";
attribute HU_SET of MUX_DO_1 : label is "MUX_DO_1_30";
attribute HU_SET of MUX_DO_2 : label is "MUX_DO_2_29";
attribute HU_SET of MUX_DO_3 : label is "MUX_DO_3_28";
attribute HU_SET of MUX_DO_4 : label is "MUX_DO_4_27";
attribute HU_SET of MUX_DO_5 : label is "MUX_DO_5_26";
attribute HU_SET of MUX_DO_6 : label is "MUX_DO_6_25";
attribute HU_SET of MUX_DO_7 : label is "MUX_DO_7_24";
attribute HU_SET of MUX_DO_8 : label is "MUX_DO_8_23";
attribute HU_SET of MUX_DO_9 : label is "MUX_DO_9_22";
attribute HU_SET of MUX_DO_10 : label is "MUX_DO_10_21";
attribute HU_SET of MUX_DO_11 : label is "MUX_DO_11_20";
attribute HU_SET of MUX_DO_12 : label is "MUX_DO_12_19";
attribute HU_SET of MUX_DO_13 : label is "MUX_DO_13_18";
attribute HU_SET of MUX_DO_14 : label is "MUX_DO_14_17";
attribute HU_SET of MUX_DO_15 : label is "MUX_DO_15_16";
attribute HU_SET of MUX_DO_16 : label is "MUX_DO_16_15";
attribute HU_SET of MUX_DO_17 : label is "MUX_DO_17_14";
attribute HU_SET of MUX_DO_18 : label is "MUX_DO_18_13";
attribute HU_SET of MUX_DO_19 : label is "MUX_DO_19_12";
attribute HU_SET of MUX_DO_20 : label is "MUX_DO_20_11";
attribute HU_SET of MUX_DO_21 : label is "MUX_DO_21_10";
attribute HU_SET of MUX_DO_22 : label is "MUX_DO_22_9";
attribute HU_SET of MUX_DO_23 : label is "MUX_DO_23_8";
attribute HU_SET of MUX_DO_24 : label is "MUX_DO_24_7";
attribute HU_SET of MUX_DO_25 : label is "MUX_DO_25_6";
attribute HU_SET of MUX_DO_26 : label is "MUX_DO_26_5";
attribute HU_SET of MUX_DO_27 : label is "MUX_DO_27_4";
attribute HU_SET of MUX_DO_28 : label is "MUX_DO_28_3";
attribute HU_SET of MUX_DO_29 : label is "MUX_DO_29_2";
attribute HU_SET of MUX_DO_30 : label is "MUX_DO_30_1";
attribute HU_SET of MUX_DO_31 : label is "MUX_DO_31_0";
begin
o_rdy <= o_rdy_DUMMY;
mem_kv_1 : RAMB16
-- synopsys translate_off
generic map( WRITE_WIDTH_B => 36,
WRITE_WIDTH_A => 36,
WRITE_MODE_B => "READ_FIRST",
WRITE_MODE_A => "READ_FIRST",
READ_WIDTH_B => 36,
READ_WIDTH_A => 36)
-- synopsys translate_on
port map (ADDRA(14 downto 0)=>XLXN_44(14 downto 0),
ADDRB(14 downto 0)=>mem_kv_1_ADDRB_openSignal(14 downto 0),
CASCADEINA=>mem_kv_1_CASCADEINA_openSignal,
CASCADEINB=>mem_kv_1_CASCADEINB_openSignal,
CLKA=>i_clock,
CLKB=>mem_kv_1_CLKB_openSignal,
DIA(31 downto 0)=>XLXN_211(31 downto 0),
DIB(31 downto 0)=>mem_kv_1_DIB_openSignal(31 downto 0),
DIPA(3 downto 0)=>mem_kv_1_DIPA_openSignal(3 downto 0),
DIPB(3 downto 0)=>mem_kv_1_DIPB_openSignal(3 downto 0),
ENA=>XLXN_59,
ENB=>mem_kv_1_ENB_openSignal,
REGCEA=>mem_kv_1_REGCEA_openSignal,
REGCEB=>mem_kv_1_REGCEB_openSignal,
SSRA=>i_reset,
SSRB=>mem_kv_1_SSRB_openSignal,
WEA(3 downto 0)=>XLXN_139(3 downto 0),
WEB(3 downto 0)=>mem_kv_1_WEB_openSignal(3 downto 0),
CASCADEOUTA=>open,
CASCADEOUTB=>open,
DOA(31 downto 0)=>XLXN_79(31 downto 0),
DOB=>open,
DOPA=>open,
DOPB=>open);
mem_kv_2 : RAMB16
-- synopsys translate_off
generic map( WRITE_WIDTH_B => 36,
WRITE_WIDTH_A => 36,
WRITE_MODE_B => "READ_FIRST",
WRITE_MODE_A => "READ_FIRST",
READ_WIDTH_B => 36,
READ_WIDTH_A => 36)
-- synopsys translate_on
port map (ADDRA(14 downto 0)=>XLXN_45(14 downto 0),
ADDRB(14 downto 0)=>mem_kv_2_ADDRB_openSignal(14 downto 0),
CASCADEINA=>mem_kv_2_CASCADEINA_openSignal,
CASCADEINB=>mem_kv_2_CASCADEINB_openSignal,
CLKA=>i_clock,
CLKB=>mem_kv_2_CLKB_openSignal,
DIA(31 downto 0)=>XLXN_211(31 downto 0),
DIB(31 downto 0)=>mem_kv_2_DIB_openSignal(31 downto 0),
DIPA(3 downto 0)=>mem_kv_2_DIPA_openSignal(3 downto 0),
DIPB(3 downto 0)=>mem_kv_2_DIPB_openSignal(3 downto 0),
ENA=>mux_addr1(9),
ENB=>mem_kv_2_ENB_openSignal,
REGCEA=>mem_kv_2_REGCEA_openSignal,
REGCEB=>mem_kv_2_REGCEB_openSignal,
SSRA=>i_reset,
SSRB=>mem_kv_2_SSRB_openSignal,
WEA(3 downto 0)=>XLXN_139(3 downto 0),
WEB(3 downto 0)=>mem_kv_2_WEB_openSignal(3 downto 0),
CASCADEOUTA=>open,
CASCADEOUTB=>open,
DOA(31 downto 0)=>XLXN_78(31 downto 0),
DOB=>open,
DOPA=>open,
DOPB=>open);
MUX_ADDR_0 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(0),
D1=>i_addr(0),
S0=>o_rdy_DUMMY,
O=>mux_addr1(0));
MUX_ADDR_1 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(1),
D1=>i_addr(1),
S0=>o_rdy_DUMMY,
O=>mux_addr1(1));
MUX_ADDR_2 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(2),
D1=>i_addr(2),
S0=>o_rdy_DUMMY,
O=>mux_addr1(2));
MUX_ADDR_3 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(3),
D1=>i_addr(3),
S0=>o_rdy_DUMMY,
O=>mux_addr1(3));
MUX_ADDR_4 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(4),
D1=>i_addr(4),
S0=>o_rdy_DUMMY,
O=>mux_addr1(4));
MUX_ADDR_5 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(5),
D1=>i_addr(5),
S0=>o_rdy_DUMMY,
O=>mux_addr1(5));
MUX_ADDR_6 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(6),
D1=>i_addr(6),
S0=>o_rdy_DUMMY,
O=>mux_addr1(6));
MUX_ADDR_7 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(7),
D1=>i_addr(7),
S0=>o_rdy_DUMMY,
O=>mux_addr1(7));
MUX_ADDR_8 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(8),
D1=>i_addr(8),
S0=>o_rdy_DUMMY,
O=>mux_addr1(8));
MUX_ADDR_9 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_210(9),
D1=>i_addr(9),
S0=>o_rdy_DUMMY,
O=>mux_addr1(9));
MUX_DO_0 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(0),
D1=>XLXN_78(0),
S0=>mux_addr1(9),
O=>o_do(0));
MUX_DO_1 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(1),
D1=>XLXN_78(1),
S0=>mux_addr1(9),
O=>o_do(1));
MUX_DO_2 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(2),
D1=>XLXN_78(2),
S0=>mux_addr1(9),
O=>o_do(2));
MUX_DO_3 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(3),
D1=>XLXN_78(3),
S0=>mux_addr1(9),
O=>o_do(3));
MUX_DO_4 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(4),
D1=>XLXN_78(4),
S0=>mux_addr1(9),
O=>o_do(4));
MUX_DO_5 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(5),
D1=>XLXN_78(5),
S0=>mux_addr1(9),
O=>o_do(5));
MUX_DO_6 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(6),
D1=>XLXN_78(6),
S0=>mux_addr1(9),
O=>o_do(6));
MUX_DO_7 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(7),
D1=>XLXN_78(7),
S0=>mux_addr1(9),
O=>o_do(7));
MUX_DO_8 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(8),
D1=>XLXN_78(8),
S0=>mux_addr1(9),
O=>o_do(8));
MUX_DO_9 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(9),
D1=>XLXN_78(9),
S0=>mux_addr1(9),
O=>o_do(9));
MUX_DO_10 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(10),
D1=>XLXN_78(10),
S0=>mux_addr1(9),
O=>o_do(10));
MUX_DO_11 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(11),
D1=>XLXN_78(11),
S0=>mux_addr1(9),
O=>o_do(11));
MUX_DO_12 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(12),
D1=>XLXN_78(12),
S0=>mux_addr1(9),
O=>o_do(12));
MUX_DO_13 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(13),
D1=>XLXN_78(13),
S0=>mux_addr1(9),
O=>o_do(13));
MUX_DO_14 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(14),
D1=>XLXN_78(14),
S0=>mux_addr1(9),
O=>o_do(14));
MUX_DO_15 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(15),
D1=>XLXN_78(15),
S0=>mux_addr1(9),
O=>o_do(15));
MUX_DO_16 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(16),
D1=>XLXN_78(16),
S0=>mux_addr1(9),
O=>o_do(16));
MUX_DO_17 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(17),
D1=>XLXN_78(17),
S0=>mux_addr1(9),
O=>o_do(17));
MUX_DO_18 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(18),
D1=>XLXN_78(18),
S0=>mux_addr1(9),
O=>o_do(18));
MUX_DO_19 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(19),
D1=>XLXN_78(19),
S0=>mux_addr1(9),
O=>o_do(19));
MUX_DO_20 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(20),
D1=>XLXN_78(20),
S0=>mux_addr1(9),
O=>o_do(20));
MUX_DO_21 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(21),
D1=>XLXN_78(21),
S0=>mux_addr1(9),
O=>o_do(21));
MUX_DO_22 : M2_1_MXILINX_CalculatePixOS
port map (D0=>XLXN_79(22),
D1=>XLXN_78(22),