Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Synthesizing the model #798

Open
abhishekingale opened this issue Jun 4, 2023 · 0 comments
Open

Synthesizing the model #798

abhishekingale opened this issue Jun 4, 2023 · 0 comments

Comments

@abhishekingale
Copy link

Hi @tcal-x and @alanvgreen
I am fairly new to the hardware design and synthesis world. I am working on the pdti8 model project. I have implemented few custom cfu instructions in verilog. The renode emulation is working correctly. Now I want to synthesize this project to see the number of LUTs FFs and routing netlist. How do I do this? I couldn't find concrete steps/process for this on the documentation page.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant