File tree 2 files changed +12
-0
lines changed
2 files changed +12
-0
lines changed Original file line number Diff line number Diff line change @@ -447,6 +447,10 @@ struct my_can_bittiming_const {
447
447
#define RISCV_HWPROBE_KEY_IMA_EXT_0 4
448
448
#define RISCV_HWPROBE_IMA_FD (1 << 0)
449
449
#define RISCV_HWPROBE_IMA_C (1 << 1)
450
+ #define RISCV_HWPROBE_IMA_V (1 << 2)
451
+ #define RISCV_HWPROBE_EXT_ZBA (1 << 3)
452
+ #define RISCV_HWPROBE_EXT_ZBB (1 << 4)
453
+ #define RISCV_HWPROBE_EXT_ZBS (1 << 5)
450
454
#define RISCV_HWPROBE_KEY_CPUPERF_0 5
451
455
#define RISCV_HWPROBE_MISALIGNED_UNKNOWN (0 << 0)
452
456
#define RISCV_HWPROBE_MISALIGNED_EMULATED (1 << 0)
@@ -5793,6 +5797,10 @@ const (
5793
5797
RISCV_HWPROBE_KEY_IMA_EXT_0 = C .RISCV_HWPROBE_KEY_IMA_EXT_0
5794
5798
RISCV_HWPROBE_IMA_FD = C .RISCV_HWPROBE_IMA_FD
5795
5799
RISCV_HWPROBE_IMA_C = C .RISCV_HWPROBE_IMA_C
5800
+ RISCV_HWPROBE_IMA_V = C .RISCV_HWPROBE_IMA_V
5801
+ RISCV_HWPROBE_EXT_ZBA = C .RISCV_HWPROBE_EXT_ZBA
5802
+ RISCV_HWPROBE_EXT_ZBB = C .RISCV_HWPROBE_EXT_ZBB
5803
+ RISCV_HWPROBE_EXT_ZBS = C .RISCV_HWPROBE_EXT_ZBS
5796
5804
RISCV_HWPROBE_KEY_CPUPERF_0 = C .RISCV_HWPROBE_KEY_CPUPERF_0
5797
5805
RISCV_HWPROBE_MISALIGNED_UNKNOWN = C .RISCV_HWPROBE_MISALIGNED_UNKNOWN
5798
5806
RISCV_HWPROBE_MISALIGNED_EMULATED = C .RISCV_HWPROBE_MISALIGNED_EMULATED
You can’t perform that action at this time.
0 commit comments