|
| 1 | +/****************************************************************************** |
| 2 | + * |
| 3 | + * This file is provided under a dual BSD/GPLv2 license. When using or |
| 4 | + * redistributing this file, you may do so under either license. |
| 5 | + * |
| 6 | + * GPL LICENSE SUMMARY |
| 7 | + * |
| 8 | + * Copyright(c) 2005 - 2007 Intel Corporation. All rights reserved. |
| 9 | + * |
| 10 | + * This program is free software; you can redistribute it and/or modify |
| 11 | + * it under the terms of version 2 of the GNU Geeral Public License as |
| 12 | + * published by the Free Software Foundation. |
| 13 | + * |
| 14 | + * This program is distributed in the hope that it will be useful, but |
| 15 | + * WITHOUT ANY WARRANTY; without even the implied warranty of |
| 16 | + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU |
| 17 | + * General Public License for more details. |
| 18 | + * |
| 19 | + * You should have received a copy of the GNU General Public License |
| 20 | + * along with this program; if not, write to the Free Software |
| 21 | + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, |
| 22 | + * USA |
| 23 | + * |
| 24 | + * The full GNU General Public License is included in this distribution |
| 25 | + * in the file called LICENSE.GPL. |
| 26 | + * |
| 27 | + * Contact Information: |
| 28 | + * James P. Ketrenos <[email protected]> |
| 29 | + * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
| 30 | + * |
| 31 | + * BSD LICENSE |
| 32 | + * |
| 33 | + * Copyright(c) 2005 - 2007 Intel Corporation. All rights reserved. |
| 34 | + * All rights reserved. |
| 35 | + * |
| 36 | + * Redistribution and use in source and binary forms, with or without |
| 37 | + * modification, are permitted provided that the following conditions |
| 38 | + * are met: |
| 39 | + * |
| 40 | + * * Redistributions of source code must retain the above copyright |
| 41 | + * notice, this list of conditions and the following disclaimer. |
| 42 | + * * Redistributions in binary form must reproduce the above copyright |
| 43 | + * notice, this list of conditions and the following disclaimer in |
| 44 | + * the documentation and/or other materials provided with the |
| 45 | + * distribution. |
| 46 | + * * Neither the name Intel Corporation nor the names of its |
| 47 | + * contributors may be used to endorse or promote products derived |
| 48 | + * from this software without specific prior written permission. |
| 49 | + * |
| 50 | + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
| 51 | + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
| 52 | + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR |
| 53 | + * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT |
| 54 | + * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, |
| 55 | + * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT |
| 56 | + * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
| 57 | + * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
| 58 | + * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 59 | + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| 60 | + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 61 | + * |
| 62 | + *****************************************************************************/ |
| 63 | + |
| 64 | +#ifndef __iwl_3945_hw__ |
| 65 | +#define __iwl_3945_hw__ |
| 66 | + |
| 67 | +#define IWL_RX_BUF_SIZE 3000 |
| 68 | +/* card static random access memory (SRAM) for processor data and instructs */ |
| 69 | +#define ALM_RTC_INST_UPPER_BOUND (0x014000) |
| 70 | +#define ALM_RTC_DATA_UPPER_BOUND (0x808000) |
| 71 | + |
| 72 | +#define ALM_RTC_INST_SIZE (ALM_RTC_INST_UPPER_BOUND - RTC_INST_LOWER_BOUND) |
| 73 | +#define ALM_RTC_DATA_SIZE (ALM_RTC_DATA_UPPER_BOUND - RTC_DATA_LOWER_BOUND) |
| 74 | + |
| 75 | +#define IWL_MAX_BSM_SIZE ALM_RTC_INST_SIZE |
| 76 | +#define IWL_MAX_INST_SIZE ALM_RTC_INST_SIZE |
| 77 | +#define IWL_MAX_DATA_SIZE ALM_RTC_DATA_SIZE |
| 78 | +#define IWL_MAX_NUM_QUEUES 8 |
| 79 | + |
| 80 | +static inline int iwl_hw_valid_rtc_data_addr(u32 addr) |
| 81 | +{ |
| 82 | + return (addr >= RTC_DATA_LOWER_BOUND) && |
| 83 | + (addr < ALM_RTC_DATA_UPPER_BOUND); |
| 84 | +} |
| 85 | + |
| 86 | +/* Base physical address of iwl_shared is provided to FH_TSSR_CBB_BASE |
| 87 | + * and &iwl_shared.rx_read_ptr[0] is provided to FH_RCSR_RPTR_ADDR(0) */ |
| 88 | +struct iwl_shared { |
| 89 | + __le32 tx_base_ptr[8]; |
| 90 | + __le32 rx_read_ptr[3]; |
| 91 | +} __attribute__ ((packed)); |
| 92 | + |
| 93 | +struct iwl_tfd_frame_data { |
| 94 | + __le32 addr; |
| 95 | + __le32 len; |
| 96 | +} __attribute__ ((packed)); |
| 97 | + |
| 98 | +struct iwl_tfd_frame { |
| 99 | + __le32 control_flags; |
| 100 | + struct iwl_tfd_frame_data pa[4]; |
| 101 | + u8 reserved[28]; |
| 102 | +} __attribute__ ((packed)); |
| 103 | + |
| 104 | +static inline u8 iwl_hw_get_rate(__le16 rate_n_flags) |
| 105 | +{ |
| 106 | + return le16_to_cpu(rate_n_flags) & 0xFF; |
| 107 | +} |
| 108 | + |
| 109 | +static inline u16 iwl_hw_get_rate_n_flags(__le16 rate_n_flags) |
| 110 | +{ |
| 111 | + return le16_to_cpu(rate_n_flags); |
| 112 | +} |
| 113 | + |
| 114 | +static inline __le16 iwl_hw_set_rate_n_flags(u8 rate, u16 flags) |
| 115 | +{ |
| 116 | + return cpu_to_le16((u16)rate|flags); |
| 117 | +} |
| 118 | +#endif |
0 commit comments