- Efficient WiMAX Receiver Implementation on a Programmable Baseband Processor
- Design of a DVB-T Receiver For SFN on a DSP-Processor
- DSP implementation of the Cholesky factorisation
- Evaluation of instruction prefetch methods for Coresonic DSP processor
- On Generating Complex Numbers for FFT and NCO Using the CORDIC Algorithm
- Bus System for Coresonic SIMT DSP
- Multicore DSP Architecture and Programming
- System Architecture for 3GPP LTE Modem using a Programmable Baseband Processor
- Bridging Dream and Reality: Programmable Baseband Processors for Software-Defined Radio
- Implementation of Programmable Baseband Processors
- An 11 mm^2, 70 mW Fully Programmable Baseband Processor for Mobile WiMAX and DVB-T/H in 0.12 um CMOS
- Bridging Dream and Reality: Programmable Baseband Processors for Software-Defined Radio
- MediaDSP: An Application Specific Heterogeneous Multiprocessor SoC
- EP2751670B1: Digital signal processor
- EP2751671B1: Digital signal processor and baseband communication device
- US20060271764A1: Programmable digital signal processor including a clustered SIMD microarchitecture configured to execute complex vector instructions
- US20060271765A1: Digital signal processor including a programmable network
- US20070198815A1: Programmable digital signal processor having a clustered SIMD microarchitecture including a complex short multiplier and an independent vector load unit
- US20140244970A1: Digital signal processor and baseband communication device
- US20140281373A1: Digital signal processor and baseband communication device
- US20140344549A1: Digital signal processor and baseband communication device
- US20140351555A1: Digital signal processor and method for addressing a memory in a digital signal processor
- US20140359252A1: Digital signal processor
- US20140372728A1: Vector execution unit for digital signal processor
- US7299342B2: Complex vector executing clustered SIMD micro-architecture DSP with accelerator coupled complex ALU paths each further including short multiplier/accumulator using two's complement
- US7415595B2: Data processing without processor core intervention by chain of accelerators selectively coupled by programmable interconnect network and to memory
- US8874968B1: Method and system for testing a processor designed by a configurator
- US9557996B2: Digital signal processor and method for addressing a memory in a digital signal processor