@@ -566,7 +566,7 @@ static void Query_Features(void *pArg)
566
566
:
567
567
: "memory"
568
568
);
569
- mmfr2 .value = MOV_SR_GPR (ID_AA64MMFR2_EL1 );
569
+ mmfr2 .value = SysRegRead (ID_AA64MMFR2_EL1 );
570
570
571
571
iArg -> Features -> Info .Signature .Stepping = midr .Revision
572
572
| (midr .Variant << 4 );
@@ -1032,7 +1032,7 @@ static void Query_Features(void *pArg)
1032
1032
break ;
1033
1033
}
1034
1034
if (iArg -> Features -> AMU_vers > 0 ) {
1035
- AMCGCR amcgc = {.value = MOV_SR_GPR (AMCGCR_EL0 )};
1035
+ AMCGCR amcgc = {.value = SysRegRead (AMCGCR_EL0 )};
1036
1036
iArg -> Features -> PerfMon .FixCtrs += amcgc .CG0NC + amcgc .CG1NC ;
1037
1037
}
1038
1038
switch (pfr0 .RME ) {
@@ -1124,7 +1124,7 @@ static void Query_Features(void *pArg)
1124
1124
}
1125
1125
if (iArg -> Features -> SVE | iArg -> Features -> SME )
1126
1126
{
1127
- volatile AA64ZFR0 zfr0 = {.value = MOV_SR_GPR (ID_AA64ZFR0_EL1 )};
1127
+ volatile AA64ZFR0 zfr0 = {.value = SysRegRead (ID_AA64ZFR0_EL1 )};
1128
1128
1129
1129
switch (zfr0 .SVE_F64MM ) {
1130
1130
case 0b0001 :
@@ -1215,7 +1215,7 @@ static void Query_Features(void *pArg)
1215
1215
}
1216
1216
}
1217
1217
if (iArg -> Features -> SME ) {
1218
- volatile AA64SMFR0 smfr0 = {.value = MOV_SR_GPR (ID_AA64SMFR0_EL1 )};
1218
+ volatile AA64SMFR0 smfr0 = {.value = SysRegRead (ID_AA64SMFR0_EL1 )};
1219
1219
1220
1220
switch (smfr0 .SMEver ) {
1221
1221
case 0b0010 :
@@ -1280,7 +1280,7 @@ static void Query_Features(void *pArg)
1280
1280
}
1281
1281
if (Experimental && (iArg -> HypervisorID == HYPERV_NONE )) {
1282
1282
/* Query the Cluster Configuration */
1283
- volatile CLUSTERCFR clustercfg = {.value = MOV_SR_GPR (CLUSTERCFR_EL1 )};
1283
+ volatile CLUSTERCFR clustercfg = {.value = SysRegRead (CLUSTERCFR_EL1 )};
1284
1284
if (clustercfg .NUMCORE ) {
1285
1285
iArg -> SMT_Count = iArg -> SMT_Count + clustercfg .NUMCORE ;
1286
1286
}
@@ -1997,7 +1997,7 @@ void SystemRegisters(CORE_RO *Core)
1997
1997
volatile AA64MMFR1 mmfr1 ;
1998
1998
volatile AA64PFR0 pfr0 ;
1999
1999
2000
- isar2 .value = MOV_SR_GPR (ID_AA64ISAR2_EL1 );
2000
+ isar2 .value = SysRegRead (ID_AA64ISAR2_EL1 );
2001
2001
2002
2002
__asm__ __volatile__(
2003
2003
"mrs %[sctlr], sctlr_el1" "\n\t"
@@ -2029,14 +2029,14 @@ void SystemRegisters(CORE_RO *Core)
2029
2029
}
2030
2030
Core -> Query .SCTLRX = 0 ;
2031
2031
if (Experimental ) {
2032
- volatile AA64MMFR3 mmfr3 = {.value = MOV_SR_GPR (ID_AA64MMFR3_EL1 )};
2032
+ volatile AA64MMFR3 mmfr3 = {.value = SysRegRead (ID_AA64MMFR3_EL1 )};
2033
2033
if ((Core -> Query .SCTLRX = mmfr3 .SCTLRX ) == 0b0001 ) {
2034
- Core -> SystemRegister .SCTLR2 = MOV_SR_GPR (SCTLR2_EL1 );
2034
+ Core -> SystemRegister .SCTLR2 = SysRegRead (SCTLR2_EL1 );
2035
2035
}
2036
2036
}
2037
2037
if (PUBLIC (RO (Proc ))-> Features .DIT ) {
2038
2038
Core -> SystemRegister .FLAGS |= (
2039
- MOV_SR_GPR (MRS_DIT ) & (1LLU << FLAG_DIT )
2039
+ SysRegRead (MRS_DIT ) & (1LLU << FLAG_DIT )
2040
2040
);
2041
2041
}
2042
2042
if (isar2 .CLRBHB == 0b0001 ) {
@@ -2109,7 +2109,7 @@ void SystemRegisters(CORE_RO *Core)
2109
2109
}
2110
2110
if (PUBLIC (RO (Proc ))-> Features .SSBS == 0b0010 )
2111
2111
{
2112
- SSBS2 mrs_ssbs = {.value = MOV_SR_GPR (MRS_SSBS2 )};
2112
+ SSBS2 mrs_ssbs = {.value = SysRegRead (MRS_SSBS2 )};
2113
2113
2114
2114
if (mrs_ssbs .SSBS ) {
2115
2115
BITSET_CC (LOCKLESS , PUBLIC (RW (Proc ))-> SSBS , Core -> Bind );
@@ -2120,31 +2120,31 @@ void SystemRegisters(CORE_RO *Core)
2120
2120
}
2121
2121
if (PUBLIC (RO (Proc ))-> Features .PAN ) {
2122
2122
Core -> SystemRegister .FLAGS |= (
2123
- MOV_SR_GPR (MRS_PAN ) & (1LLU << FLAG_PAN )
2123
+ SysRegRead (MRS_PAN ) & (1LLU << FLAG_PAN )
2124
2124
);
2125
2125
}
2126
2126
if (PUBLIC (RO (Proc ))-> Features .UAO ) {
2127
2127
Core -> SystemRegister .FLAGS |= (
2128
- MOV_SR_GPR (MRS_UAO ) & (1LLU << FLAG_UAO )
2128
+ SysRegRead (MRS_UAO ) & (1LLU << FLAG_UAO )
2129
2129
);
2130
2130
}
2131
2131
if (PUBLIC (RO (Proc ))-> Features .MTE ) {
2132
2132
Core -> SystemRegister .FLAGS |= (
2133
- MOV_SR_GPR (MRS_TCO ) & (1LLU << FLAG_TCO )
2133
+ SysRegRead (MRS_TCO ) & (1LLU << FLAG_TCO )
2134
2134
);
2135
2135
}
2136
2136
if (PUBLIC (RO (Proc ))-> Features .NMI ) {
2137
2137
Core -> SystemRegister .FLAGS |= (
2138
- MOV_SR_GPR (MRS_ALLINT ) & (1LLU << FLAG_NMI )
2138
+ SysRegRead (MRS_ALLINT ) & (1LLU << FLAG_NMI )
2139
2139
);
2140
2140
}
2141
2141
if (PUBLIC (RO (Proc ))-> Features .EBEP ) {
2142
2142
Core -> SystemRegister .FLAGS |= (
2143
- MOV_SR_GPR (MRS_PM ) & (1LLU << FLAG_PM )
2143
+ SysRegRead (MRS_PM ) & (1LLU << FLAG_PM )
2144
2144
);
2145
2145
}
2146
2146
if (PUBLIC (RO (Proc ))-> Features .SME ) {
2147
- Core -> SystemRegister .SVCR = MOV_SR_GPR (MRS_SVCR );
2147
+ Core -> SystemRegister .SVCR = SysRegRead (MRS_SVCR );
2148
2148
}
2149
2149
BITSET_CC (LOCKLESS , PUBLIC (RO (Proc ))-> CR_Mask , Core -> Bind );
2150
2150
}
@@ -2197,7 +2197,7 @@ static void PerCore_GenericMachine(void *arg)
2197
2197
Core -> Boost [BOOST (MIN )] = 4 ;
2198
2198
2199
2199
if (Experimental && (PUBLIC (RO (Proc ))-> HypervisorID == HYPERV_NONE )) {
2200
- cpupwrctl .value = MOV_SR_GPR (CPUPWRCTLR_EL1 );
2200
+ cpupwrctl .value = SysRegRead (CPUPWRCTLR_EL1 );
2201
2201
Core -> Query .CStateBaseAddr = cpupwrctl .WFI_RET_CTRL ;
2202
2202
}
2203
2203
Core -> Query .Revision = revid .Revision ;
0 commit comments