Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Internal signals don't work after Verilator update #8

Open
acw1251 opened this issue Mar 21, 2020 · 1 comment
Open

Internal signals don't work after Verilator update #8

acw1251 opened this issue Mar 21, 2020 · 1 comment

Comments

@acw1251
Copy link
Member

acw1251 commented Mar 21, 2020

pyverilator finds internal signals by parsing VL_SIG* lines in an .h file generated by verilator. The most recent version of verilator looks like it doesn't use the VL_SIG* macros anymore. Instead it, for an 8-bit signal, it produces a line like the one below:

CData/*7:0*/ parent_module__DOT__in_reg;

pyverilator should also look for this format as well.

@acw1251
Copy link
Member Author

acw1251 commented Mar 23, 2020

It looks like this is the Verilator commit that introduced this bug:
verilator/verilator@21a380d
Until pyverilator is updated to support this new format, you can revert to Verilator v4.020 or earlier to get rid of this problem.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant