Skip to content
This repository has been archived by the owner on Jun 24, 2021. It is now read-only.

Latest commit

 

History

History
45 lines (39 loc) · 2.1 KB

Configs.md

File metadata and controls

45 lines (39 loc) · 2.1 KB

Rocket/chip/Configs

Available configuration parameters for the Rocket-Chip generator.

class BasePlatformConfig

Basic configuration parameters

  • device tree (DTS) descriptive parameters
    • DTSModel "ucbbar,rocketship-unknown"
    • DTSCompat Nil
    • DTSTimebase 1000000
      1 Mhz
    • RTCPeriod 1000
      Implies coreplex clock is DTSTimebase * RTCPeriod = 1 GHz
  • Tilelink connection parameters
    • TLMonitorBuilder (args: TLMonitorArgs) => Some(LazyModule(new TLMonitor(args)))
    • TLCombinationalCheck false
      Adding connections between valid and ready to form a loop is valid depends on ready. This will cause combinational loop check failures in synthesis tools. Also test components are added to dump garabage to check corrupt data during !valid is safe.
  • Memory parameters
    • NExtTopInterrupts 2
    • SOCBusConfig site(L1toL2Config)
    • PeripheryBusConfig TLBusConfig(beatBytes = 4)
    • PeripheryBusArithmetic true
    • IncludeJtagDTM true
    • JtagDTMKey new JtagDTMKeyDefault()
    • ZeroConfig ZeroConfig(base=0xa000000L, size=0x2000000L, beatBytes=8)
    • ErrorConfig ErrorConfig(Seq(AddressSet(0x3000, 0xfff)))
    • ExtMem MasterConfig(base=0x80000000L, size=0x10000000L, beatBytes=8, idBits=4)
    • ExtBus MasterConfig(base=0x60000000L, size=0x20000000L, beatBytes=8, idBits=4)
    • ExtIn SlaveConfig(beatBytes=8, idBits=8, sourceBits=4)




Last updated: 08/07/2017
CC BY-NC-SA 4.0, © (2017) Wei Song
Apache 2.0, © (2016-2017) SiFive, Inc
BSD, © (2012-2014, 2016) The Regents of the University of California (Regents)