-
Notifications
You must be signed in to change notification settings - Fork 153
/
vec.rs.tera
4181 lines (3932 loc) · 127 KB
/
vec.rs.tera
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
{% import "macros.rs.tera" as macros %}
// Generated from {{template_path}} template. Edit the template, not the generated file.
{% if is_scalar and not is_align %}
{% set mask_t = "BVec" ~ dim %}
{% else %}
{% set is_simd = true %}
{% if is_sse2 %}
{% set simd_t = "__m128" %}
{% elif is_wasm32 %}
{% set simd_t = "v128" %}
{% elif is_neon %}
{% set simd_t = "float32x4_t" %}
{% elif is_coresimd %}
{% set simd_t = "f32x4" %}
{% else %}
{% set is_simd = false %}
{% endif %}
{% set mask_t = "BVec" ~ dim ~ "A" %}
{% endif %}
{% if scalar_t == "f32" or scalar_t == "f64" %}
{% set is_signed = true %}
{% set is_float = true %}
{% if scalar_t == "f32" %}
{% if dim == 3 and is_align %}
{% set self_t = "Vec3A" %}
{% set mask_t = "BVec3A" %}
{% else %}
{% set self_t = "Vec" ~ dim %}
{% endif %}
{% set vec2_t = "Vec2" %}
{% set vec3_t = "Vec3" %}
{% set vec3a_t = "Vec3A" %}
{% set vec4_t = "Vec4" %}
{% elif scalar_t == "f64" %}
{% set self_t = "DVec" ~ dim %}
{% set vec2_t = "DVec2" %}
{% set vec3_t = "DVec3" %}
{% set vec4_t = "DVec4" %}
{% set from_types = ["Vec" ~ dim, "IVec" ~ dim, "UVec" ~ dim] %}
{% endif %}
{% elif scalar_t == "i16" %}
{% set is_signed = true %}
{% set is_float = false %}
{% set self_t = "I16Vec" ~ dim %}
{% set opposite_signedness_t = "U16Vec" ~ dim %}
{% set vec2_t = "I16Vec2" %}
{% set vec3_t = "I16Vec3" %}
{% set vec4_t = "I16Vec4" %}
{% set try_from_types = ["U16Vec" ~ dim, "IVec" ~ dim, "UVec" ~ dim, "I64Vec" ~ dim, "U64Vec" ~ dim] %}
{% elif scalar_t == "u16" %}
{% set is_signed = false %}
{% set is_float = false %}
{% set self_t = "U16Vec" ~ dim %}
{% set opposite_signedness_t = "I16Vec" ~ dim %}
{% set vec2_t = "U16Vec2" %}
{% set vec3_t = "U16Vec3" %}
{% set vec4_t = "U16Vec4" %}
{% set try_from_types = ["I16Vec" ~ dim, "IVec" ~ dim, "UVec" ~ dim, "I64Vec" ~ dim, "U64Vec" ~ dim] %}
{% elif scalar_t == "i32" %}
{% set is_signed = true %}
{% set is_float = false %}
{% set self_t = "IVec" ~ dim %}
{% set opposite_signedness_t = "UVec" ~ dim %}
{% set vec2_t = "IVec2" %}
{% set vec3_t = "IVec3" %}
{% set vec4_t = "IVec4" %}
{% set from_types = ["I16Vec" ~ dim, "U16Vec" ~ dim] %}
{% set try_from_types = ["UVec" ~ dim, "I64Vec" ~ dim, "U64Vec" ~ dim] %}
{% elif scalar_t == "u32" %}
{% set is_signed = false %}
{% set is_float = false %}
{% set self_t = "UVec" ~ dim %}
{% set opposite_signedness_t = "IVec" ~ dim %}
{% set vec2_t = "UVec2" %}
{% set vec3_t = "UVec3" %}
{% set vec4_t = "UVec4" %}
{% set from_types = ["U16Vec" ~ dim] %}
{% set try_from_types = ["I16Vec" ~ dim, "IVec" ~ dim, "I64Vec" ~ dim, "U64Vec" ~ dim] %}
{% elif scalar_t == "i64" %}
{% set is_signed = true %}
{% set is_float = false %}
{% set self_t = "I64Vec" ~ dim %}
{% set opposite_signedness_t = "U64Vec" ~ dim %}
{% set vec2_t = "I64Vec2" %}
{% set vec3_t = "I64Vec3" %}
{% set vec4_t = "I64Vec4" %}
{% set from_types = ["I16Vec" ~ dim, "U16Vec" ~ dim, "IVec" ~ dim, "UVec" ~ dim] %}
{% set try_from_types = ["U64Vec" ~ dim] %}
{% elif scalar_t == "u64" %}
{% set is_signed = false %}
{% set is_float = false %}
{% set self_t = "U64Vec" ~ dim %}
{% set opposite_signedness_t = "I64Vec" ~ dim %}
{% set vec2_t = "U64Vec2" %}
{% set vec3_t = "U64Vec3" %}
{% set vec4_t = "U64Vec4" %}
{% set from_types = ["U16Vec" ~ dim, "UVec" ~ dim] %}
{% set try_from_types = ["I16Vec" ~ dim, "IVec" ~ dim, "I64Vec" ~ dim] %}
{% endif %}
{% set bvec_from_type = "BVec" ~ dim %}
{% if dim > 2 %}
{% set bveca_from_type = "BVec" ~ dim ~ "A" %}
{% endif %}
{% if dim == 2 %}
{% if scalar_t == "i16" or scalar_t == "u16" %}
{% set cuda_align = 4 %}
{% elif scalar_t == "f32" or scalar_t == "i32" or scalar_t == "u32" %}
{% set cuda_align = 8 %}
{% elif scalar_t == "f64" or scalar_t == "i64" or scalar_t == "u64" %}
{% set cuda_align = 16 %}
{% endif %}
{% elif dim == 4 %}
{% if scalar_t == "i16" or scalar_t == "u16" %}
{% set cuda_align = 8 %}
{% elif scalar_t == "f32" or scalar_t == "i32" or scalar_t == "u32" %}
{% set cuda_align = 16 %}
{% elif scalar_t == "f64" or scalar_t == "i64" or scalar_t == "u64" %}
{% set cuda_align = 16 %}
{% endif %}
{% endif %}
{% set components = ["x", "y", "z", "w"] | slice(end = dim) %}
{% if is_float %}
{% set one = "1.0" %}
{% set neg_one = "-1.0" %}
{% set zero = "0.0" %}
{% else %}
{% set one = "1" %}
{% set neg_one = "-1" %}
{% set zero = "0" %}
{% endif %}
{% if bveca_from_type and bveca_from_type == "BVec4A" and is_scalar %}
{% if scalar_t == "f32" %}
#[cfg(feature = "scalar-math")]
use crate::BVec4 as BVec4A;
{% endif %}
#[cfg(not(feature = "scalar-math"))]
use crate::BVec4A;
use crate::{
{% if bveca_from_type and bveca_from_type != mask_t %}
{{ mask_t }},
{% endif %}
{% else %}
use crate::{
{{ mask_t }},
{% if bveca_from_type and bveca_from_type != mask_t %}
{{ bveca_from_type }},
{% endif %}
{% endif %}
{% if self_t != vec2_t %}
{{ vec2_t }},
{% endif %}
{% if self_t != vec3_t %}
{{ vec3_t }},
{% endif %}
{% if self_t == "Vec4" %}
{{ vec3a_t }},
{% endif %}
{% if dim > 2 and self_t != vec4_t %}
{{ vec4_t }},
{% endif %}
{% if is_sse2 %}
sse2::*,
{% elif is_wasm32 %}
wasm32::*,
{% elif is_neon %}
neon::*,
{% elif is_coresimd %}
coresimd::*,
{% endif %}
{% if is_float %}
{{ scalar_t }}::math,
{% endif %}
{% if from_types %}
{% for ty in from_types %}
{{ ty }},
{% endfor %}
{% endif %}
{% if try_from_types %}
{% for ty in try_from_types %}
{{ ty }},
{% endfor %}
{% endif %}
{% if bvec_from_type != mask_t %}
{{ bvec_from_type }},
{% endif %}
};
use core::fmt;
use core::iter::{Product, Sum};
use core::{f32, ops::*};
{% if is_sse2 %}
#[cfg(target_arch = "x86")]
use core::arch::x86::*;
#[cfg(target_arch = "x86_64")]
use core::arch::x86_64::*;
{% elif is_wasm32 %}
use core::arch::wasm32::*;
{% elif is_coresimd %}
use core::simd::{cmp::SimdPartialEq, cmp::SimdPartialOrd, num::SimdFloat, *};
use std::simd::StdFloat;
{% elif is_neon %}
use core::arch::aarch64::*;
{% endif %}
{% if is_sse2 or is_neon %}
#[repr(C)]
union UnionCast {
a: [f32; 4],
v: {{ self_t }}
}
{% endif %}
/// Creates a {{ dim }}-dimensional vector.
#[inline(always)]
#[must_use]
pub const fn {{ self_t | lower }}(
{% for c in components %}
{{ c }}: {{ scalar_t }},
{% endfor %}
) -> {{ self_t }} {
{{ self_t }}::new({{ components | join(sep=",") }})
}
/// A {{ dim }}-dimensional vector.
{%- if self_t == "Vec3A" %}
///
/// SIMD vector types are used for storage on supported platforms for better
/// performance than the [`Vec3`] type.
///
/// It is possible to convert between [`Vec3`] and [`Vec3A`] types using [`From`]
/// or [`Into`] trait implementations.
///
/// This type is 16 byte aligned.
{%- elif self_t == "Vec4" and is_simd %}
///
/// SIMD vector types are used for storage on supported platforms.
///
/// This type is 16 byte aligned.
{%- endif %}
{%- if not is_float %}
#[cfg_attr(not(target_arch = "spirv"), derive(Hash))]
{%- endif %}
#[derive(
Clone,
Copy,
{% if is_scalar %}
PartialEq,
{% if not is_float %}
Eq,
{% endif %}
{% endif %}
)]
{%- if self_t == "Vec3A" and is_scalar %}
#[cfg_attr(not(target_arch = "spirv"), repr(align(16)))]
{%- elif self_t == "Vec4" and is_scalar %}
#[cfg_attr(
any(
not(any(feature = "scalar-math", target_arch = "spirv")),
feature = "cuda"),
repr(align(16))
)]
{%- elif dim != 3 and is_scalar %}
#[cfg_attr(feature = "cuda", repr(align({{ cuda_align }})))]
{%- endif %}
{%- if is_scalar %}
#[cfg_attr(not(target_arch = "spirv"), repr(C))]
#[cfg_attr(target_arch = "spirv", repr(simd))]
pub struct {{ self_t }}
{
{% for c in components %}
pub {{ c }}: {{ scalar_t }},
{%- endfor %}
}
{% else %}
#[repr(transparent)]
pub struct {{ self_t }}(pub(crate) {{ simd_t }});
{% endif %}
impl {{ self_t }} {
/// All zeroes.
pub const ZERO: Self = Self::splat({{ zero }});
/// All ones.
pub const ONE: Self = Self::splat({{ one }});
{% if is_signed %}
/// All negative ones.
pub const NEG_ONE: Self = Self::splat(-{{ one }});
{% endif %}
/// All `{{ scalar_t }}::MIN`.
pub const MIN: Self = Self::splat({{ scalar_t }}::MIN);
/// All `{{ scalar_t }}::MAX`.
pub const MAX: Self = Self::splat({{ scalar_t }}::MAX);
{% if is_float %}
/// All `{{ scalar_t }}::NAN`.
pub const NAN: Self = Self::splat({{ scalar_t }}::NAN);
/// All `{{ scalar_t }}::INFINITY`.
pub const INFINITY: Self = Self::splat({{ scalar_t }}::INFINITY);
/// All `{{ scalar_t }}::NEG_INFINITY`.
pub const NEG_INFINITY: Self = Self::splat({{ scalar_t }}::NEG_INFINITY);
{% endif %}
{% for i in range(end = dim) %}
{% set C = components[i] | upper %}
/// A unit vector pointing along the positive {{ C }} axis.
pub const {{ C }}: Self = Self::new(
{% for j in range(end = dim) %}
{% if i == j %} {{ one }} {% else %} {{ zero }} {% endif %},
{%- endfor %}
);
{% endfor %}
{% if is_signed %}
{% for i in range(end = dim) %}
{% set C = components[i] | upper %}
/// A unit vector pointing along the negative {{ C }} axis.
pub const NEG_{{ C }}: Self = Self::new(
{% for j in range(end = dim) %}
{% if i == j %} {{ neg_one }} {% else %} {{ zero }} {% endif %},
{%- endfor %}
);
{% endfor %}
{% endif %}
/// The unit axes.
pub const AXES: [Self; {{ dim }}] = [
{% for c in components %}
Self::{{ c | upper }},
{% endfor %}
];
/// Creates a new vector.
#[inline(always)]
#[must_use]
pub const fn new(
{% for c in components %}
{{ c }}: {{ scalar_t }},
{% endfor %}
) -> Self {
{% if is_scalar %}
Self {
{% for c in components %}
{{ c }},
{%- endfor %}
}
{% elif is_sse2 %}
unsafe {
UnionCast { a: [
{% if dim == 3 %}
x, y, z, z
{% elif dim == 4 %}
x, y, z, w
{% endif %}
] }.v
}
{% elif is_wasm32 %}
Self(f32x4(
{% if dim == 3 %}
x, y, z, z
{% elif dim == 4 %}
x, y, z, w
{% endif %}
))
{% elif is_coresimd %}
Self(f32x4::from_array([
x, y, z,
{% if dim == 3 %}
z
{% elif dim == 4 %}
w
{% endif %}
]))
{% elif is_neon %}
{% if dim == 3 %}
unsafe { UnionCast { a: [x, y, z, z] }.v }
{% elif dim == 4 %}
unsafe { UnionCast { a: [x, y, z, w] }.v }
{% endif %}
{% endif %}
}
/// Creates a vector with all elements set to `v`.
#[inline]
#[must_use]
pub const fn splat(v: {{ scalar_t }}) -> Self {
{% if is_scalar %}
Self {
{% for c in components %}
{{ c }}: v,
{% endfor %}
}
{% elif is_wasm32 %}
Self(f32x4(v, v, v, v))
{% elif is_coresimd %}
Self(Simd::from_array([v; 4]))
{% else %}
unsafe { UnionCast { a: [v; 4] }.v }
{% endif %}
}
/// Returns a vector containing each element of `self` modified by a mapping function `f`.
#[inline]
#[must_use]
pub fn map<F>(self, f: F) -> Self
where
F: Fn({{ scalar_t }}) -> {{ scalar_t }},
{
Self::new(
{% for c in components %}
f(self.{{ c }}),
{%- endfor %}
)
}
/// Creates a vector from the elements in `if_true` and `if_false`, selecting which to use
/// for each element of `self`.
///
/// A true element in the mask uses the corresponding element from `if_true`, and false
/// uses the element from `if_false`.
#[inline]
#[must_use]
pub fn select(mask: {{ mask_t }}, if_true: Self, if_false: Self) -> Self {
{% if is_scalar %}
Self {
{% for c in components %}
{{ c }}: if mask.test({{ loop.index0 }}) { if_true.{{ c }} } else { if_false.{{ c }} },
{%- endfor %}
}
{% elif is_sse2 %}
Self(unsafe { _mm_or_ps(_mm_andnot_ps(mask.0, if_false.0), _mm_and_ps(if_true.0, mask.0)) })
{% elif is_wasm32 %}
Self(v128_bitselect(if_true.0, if_false.0, mask.0))
{% elif is_coresimd %}
Self(mask.0.select(if_true.0, if_false.0))
{% elif is_neon %}
Self(unsafe { vbslq_f32(mask.0, if_true.0, if_false.0) })
{% endif %}
}
/// Creates a new vector from an array.
#[inline]
#[must_use]
pub const fn from_array(a: [{{ scalar_t }}; {{ dim }}]) -> Self {
Self::new(
{% for c in components %}
a[{{ loop.index0 }}],
{%- endfor %}
)
}
/// `[{{ components | join(sep=", ") }}]`
#[inline]
#[must_use]
pub const fn to_array(&self) -> [{{ scalar_t }}; {{ dim }}] {
{% if is_scalar %}
[
{% for c in components %}
self.{{ c }},
{% endfor %}
]
{% else %}
unsafe { *(self as *const {{ self_t }} as *const [{{ scalar_t }}; {{ dim }}]) }
{% endif %}
}
/// Creates a vector from the first {{ dim }} values in `slice`.
///
/// # Panics
///
/// Panics if `slice` is less than {{ dim }} elements long.
#[inline]
#[must_use]
pub const fn from_slice(slice: &[{{ scalar_t }}]) -> Self {
Self::new(
{% for c in components %}
slice[{{ loop.index0 }}],
{%- endfor %}
)
}
/// Writes the elements of `self` to the first {{ dim }} elements in `slice`.
///
/// # Panics
///
/// Panics if `slice` is less than {{ dim }} elements long.
#[inline]
pub fn write_to_slice(self, slice: &mut [{{ scalar_t }}]) {
{% if self_t == "Vec4" and is_sse2 %}
assert!(slice.len() >= 4);
unsafe { _mm_storeu_ps(slice.as_mut_ptr(), self.0); }
{% elif self_t == "Vec4" and is_neon %}
assert!(slice.len() >= 4);
unsafe { vst1q_f32(slice.as_mut_ptr(), self.0); }
{% else %}
{% for c in components %}
slice[{{ loop.index0 }}] = self.{{ c }};
{%- endfor %}
{% endif %}
}
{% if dim == 2 %}
/// Creates a 3D vector from `self` and the given `z` value.
#[inline]
#[must_use]
pub const fn extend(self, z: {{ scalar_t }}) -> {{ vec3_t }} {
{{ vec3_t }}::new(self.x, self.y, z)
}
{% elif dim == 3 %}
{% if self_t == "Vec3A" %}
/// Creates a [`Vec3A`] from the `x`, `y` and `z` elements of `self` discarding `w`.
///
/// On architectures where SIMD is supported such as SSE2 on `x86_64` this conversion is a noop.
#[inline]
#[must_use]
pub fn from_vec4(v: Vec4) -> Self {
{% if is_scalar %}
Self { x: v.x, y: v.y, z: v.z }
{% else %}
Self(v.0)
{% endif %}
}
{% else %}
/// Internal method for creating a 3D vector from a 4D vector, discarding `w`.
#[allow(dead_code)]
#[inline]
#[must_use]
pub(crate) fn from_vec4(v: {{ vec4_t }}) -> Self {
{% if is_scalar %}
Self { x: v.x, y: v.y, z: v.z }
{% else %}
Self(v.0)
{% endif %}
}
{% endif %}
/// Creates a 4D vector from `self` and the given `w` value.
#[inline]
#[must_use]
pub fn extend(self, w: {{ scalar_t }}) -> {{ vec4_t }} {
{{ vec4_t }}::new(self.x, self.y, self.z, w)
}
/// Creates a 2D vector from the `x` and `y` elements of `self`, discarding `z`.
///
/// Truncation may also be performed by using [`self.xy()`][crate::swizzles::Vec3Swizzles::xy()].
#[inline]
#[must_use]
pub fn truncate(self) -> {{ vec2_t }} {
use crate::swizzles::Vec3Swizzles;
self.xy()
}
{% elif dim == 4 %}
/// Creates a 3D vector from the `x`, `y` and `z` elements of `self`, discarding `w`.
///
/// Truncation to [`{{ vec3_t }}`] may also be performed by using [`self.xyz()`][crate::swizzles::Vec4Swizzles::xyz()].
{%- if scalar_t == "f32" %}
///
/// To truncate to [`Vec3A`] use [`Vec3A::from()`].
{%- endif %}
#[inline]
#[must_use]
pub fn truncate(self) -> {{ vec3_t }} {
use crate::swizzles::Vec4Swizzles;
self.xyz()
}
{% endif %}
{% for c in components %}
/// Creates a {{ dim }}D vector from `self` with the given value of `{{ c }}`.
#[inline]
#[must_use]
pub fn with_{{ c }}(mut self, {{ c }}: {{ scalar_t }}) -> Self {
self.{{ c }} = {{ c }};
self
}
{% endfor %}
/// Computes the dot product of `self` and `rhs`.
#[inline]
#[must_use]
pub fn dot(self, rhs: Self) -> {{ scalar_t }} {
{% if is_scalar %}
{% for c in components %}
(self.{{ c }} * rhs.{{ c }}) {% if not loop.last %} + {% endif %}
{%- endfor %}
{% elif is_sse2 %}
unsafe { dot{{ dim }}(self.0, rhs.0) }
{% elif is_neon %}
{% if dim < 4 %}
// this was faster than intrinsics in testing
{%- for c in components %}
(self.{{ c }} * rhs.{{ c }}) {% if not loop.last %} + {% endif %}
{%- endfor %}
{% else %}
unsafe { dot{{ dim }}(self.0, rhs.0) }
{% endif %}
{% else %}
dot{{ dim }}(self.0, rhs.0)
{% endif %}
}
/// Returns a vector where every component is the dot product of `self` and `rhs`.
#[inline]
#[must_use]
pub fn dot_into_vec(self, rhs: Self) -> Self {
{% if is_scalar %}
Self::splat(self.dot(rhs))
{% elif is_sse2 %}
Self(unsafe { dot{{ dim }}_into_m128(self.0, rhs.0) })
{% elif is_wasm32 %}
Self(dot{{ dim }}_into_v128(self.0, rhs.0))
{% elif is_coresimd %}
Self(dot{{ dim }}_into_f32x4(self.0, rhs.0))
{% elif is_neon %}
Self(unsafe { dot{{ dim }}_into_f32x4(self.0, rhs.0) })
{% else %}
unimplemented!()
{% endif %}
}
{% if dim == 3 %}
/// Computes the cross product of `self` and `rhs`.
#[inline]
#[must_use]
pub fn cross(self, rhs: Self) -> Self {
{% if is_scalar %}
Self {
x: self.y * rhs.z - rhs.y * self.z,
y: self.z * rhs.x - rhs.z * self.x,
z: self.x * rhs.y - rhs.x * self.y,
}
{% elif is_sse2 %}
unsafe {
// x <- a.y*b.z - a.z*b.y
// y <- a.z*b.x - a.x*b.z
// z <- a.x*b.y - a.y*b.x
// We can save a shuffle by grouping it in this wacky order:
// (self.zxy() * rhs - self * rhs.zxy()).zxy()
let lhszxy = _mm_shuffle_ps(self.0, self.0, 0b01_01_00_10);
let rhszxy = _mm_shuffle_ps(rhs.0, rhs.0, 0b01_01_00_10);
let lhszxy_rhs = _mm_mul_ps(lhszxy, rhs.0);
let rhszxy_lhs = _mm_mul_ps(rhszxy, self.0);
let sub = _mm_sub_ps(lhszxy_rhs, rhszxy_lhs);
Self(_mm_shuffle_ps(sub, sub, 0b01_01_00_10))
}
{% elif is_wasm32 %}
let lhszxy = i32x4_shuffle::<2, 0, 1, 1>(self.0, self.0);
let rhszxy = i32x4_shuffle::<2, 0, 1, 1>(rhs.0, rhs.0);
let lhszxy_rhs = f32x4_mul(lhszxy, rhs.0);
let rhszxy_lhs = f32x4_mul(rhszxy, self.0);
let sub = f32x4_sub(lhszxy_rhs, rhszxy_lhs);
Self(i32x4_shuffle::<2, 0, 1, 1>(sub, sub))
{% elif is_coresimd %}
let lhszxy = simd_swizzle!(self.0, [2, 0, 1, 1]);
let rhszxy = simd_swizzle!(rhs.0, [2, 0, 1, 1]);
let lhszxy_rhs = lhszxy * rhs.0;
let rhszxy_lhs = rhszxy * self.0;
let sub = lhszxy_rhs - rhszxy_lhs;
Self(simd_swizzle!(sub, [2, 0, 1, 1]))
{% elif is_neon %}
unsafe {
// Implementation taken from Realtime Math
let lhs = self.0;
let rhs = rhs.0;
// cross(a, b) = (a.yzx * b.zxy) - (a.zxy * b.yzx)
let lhs_yzwx = vextq_f32(lhs, lhs, 1);
let rhs_wxyz = vextq_f32(rhs, rhs, 3);
let lhs_yzx = vsetq_lane_f32(vgetq_lane_f32(lhs, 0), lhs_yzwx, 2);
let rhs_zxy = vsetq_lane_f32(vgetq_lane_f32(rhs, 2), rhs_wxyz, 0);
// part_a = (a.yzx * b.zxy)
let part_a = vmulq_f32(lhs_yzx, rhs_zxy);
let lhs_wxyz = vextq_f32(lhs, lhs, 3);
let rhs_yzwx = vextq_f32(rhs, rhs, 1);
let lhs_zxy = vsetq_lane_f32(vgetq_lane_f32(lhs, 2), lhs_wxyz, 0);
let rhs_yzx = vsetq_lane_f32(vgetq_lane_f32(rhs, 0), rhs_yzwx, 2);
// result = part_a - (a.zxy * b.yzx)
let result = vmlsq_f32(part_a, lhs_zxy, rhs_yzx);
Self(result)
}
{% else %}
unimplemented!()
{% endif %}
}
{% endif %}
/// Returns a vector containing the minimum values for each element of `self` and `rhs`.
///
/// In other words this computes `[self.x.min(rhs.x), self.y.min(rhs.y), ..]`.
#[inline]
#[must_use]
pub fn min(self, rhs: Self) -> Self {
{% if is_scalar %}
Self {
{% for c in components %}
{{ c }}: self.{{ c }}.min(rhs.{{ c }}),
{%- endfor %}
}
{% elif is_sse2 %}
Self(unsafe { _mm_min_ps(self.0, rhs.0) })
{% elif is_wasm32 %}
Self(f32x4_pmin(self.0, rhs.0))
{% elif is_coresimd %}
Self(self.0.simd_min(rhs.0))
{% elif is_neon %}
Self(unsafe { vminq_f32(self.0, rhs.0) })
{% else %}
unimplemented!()
{% endif %}
}
/// Returns a vector containing the maximum values for each element of `self` and `rhs`.
///
/// In other words this computes `[self.x.max(rhs.x), self.y.max(rhs.y), ..]`.
#[inline]
#[must_use]
pub fn max(self, rhs: Self) -> Self {
{% if is_scalar %}
Self {
{% for c in components %}
{{ c }}: self.{{ c }}.max(rhs.{{ c }}),
{%- endfor %}
}
{% elif is_sse2 %}
Self(unsafe { _mm_max_ps(self.0, rhs.0) })
{% elif is_wasm32 %}
Self(f32x4_pmax(self.0, rhs.0))
{% elif is_coresimd %}
Self(self.0.simd_max(rhs.0))
{% elif is_neon %}
Self(unsafe { vmaxq_f32(self.0, rhs.0) })
{% else %}
unimplemented!()
{% endif %}
}
/// Component-wise clamping of values, similar to [`{{ scalar_t }}::clamp`].
///
/// Each element in `min` must be less-or-equal to the corresponding element in `max`.
///
/// # Panics
///
/// Will panic if `min` is greater than `max` when `glam_assert` is enabled.
#[inline]
#[must_use]
pub fn clamp(self, min: Self, max: Self) -> Self {
glam_assert!(min.cmple(max).all(), "clamp: expected min <= max");
self.max(min).min(max)
}
/// Returns the horizontal minimum of `self`.
///
/// In other words this computes `min(x, y, ..)`.
#[inline]
#[must_use]
pub fn min_element(self) -> {{ scalar_t }} {
{% if is_scalar %}
{% if dim == 2 %}
self.x.min(self.y)
{% elif dim == 3 %}
self.x.min(self.y.min(self.z))
{% elif dim == 4 %}
self.x.min(self.y.min(self.z.min(self.w)))
{% endif %}
{% elif is_sse2 %}
{% if dim == 3 %}
unsafe {
let v = self.0;
let v = _mm_min_ps(v, _mm_shuffle_ps(v, v, 0b01_01_10_10));
let v = _mm_min_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_01));
_mm_cvtss_f32(v)
}
{% elif dim == 4 %}
unsafe {
let v = self.0;
let v = _mm_min_ps(v, _mm_shuffle_ps(v, v, 0b00_00_11_10));
let v = _mm_min_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_01));
_mm_cvtss_f32(v)
}
{% endif %}
{% elif is_wasm32 %}
{% if dim == 3 %}
let v = self.0;
let v = f32x4_pmin(v, i32x4_shuffle::<2, 2, 1, 1>(v, v));
let v = f32x4_pmin(v, i32x4_shuffle::<1, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% elif dim == 4 %}
let v = self.0;
let v = f32x4_pmin(v, i32x4_shuffle::<2, 3, 0, 0>(v, v));
let v = f32x4_pmin(v, i32x4_shuffle::<1, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% endif %}
{% elif is_coresimd %}
{% if dim == 3 %}
let v = self.0;
let v = v.simd_min(simd_swizzle!(v, [2, 2, 1, 1]));
let v = v.simd_min(simd_swizzle!(v, [1, 0, 0, 0]));
v[0]
{% elif dim == 4 %}
self.0.reduce_min()
{% endif %}
{% elif is_neon %}
{% if dim == 3 %}
self.x.min(self.y.min(self.z))
{% elif dim == 4 %}
unsafe { vminnmvq_f32(self.0) }
{% endif %}
{% else %}
unimplemented!()
{% endif %}
}
/// Returns the horizontal maximum of `self`.
///
/// In other words this computes `max(x, y, ..)`.
#[inline]
#[must_use]
pub fn max_element(self) -> {{ scalar_t }} {
{% if is_scalar %}
{% if dim == 2 %}
self.x.max(self.y)
{% elif dim == 3 %}
self.x.max(self.y.max(self.z))
{% elif dim == 4 %}
self.x.max(self.y.max(self.z.max(self.w)))
{% endif %}
{% elif is_sse2 %}
{% if dim == 3 %}
unsafe {
let v = self.0;
let v = _mm_max_ps(v, _mm_shuffle_ps(v, v, 0b00_00_10_10));
let v = _mm_max_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_01));
_mm_cvtss_f32(v)
}
{% elif dim == 4 %}
unsafe {
let v = self.0;
let v = _mm_max_ps(v, _mm_shuffle_ps(v, v, 0b00_00_11_10));
let v = _mm_max_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_01));
_mm_cvtss_f32(v)
}
{% endif %}
{% elif is_wasm32 %}
{% if dim == 3 %}
let v = self.0;
let v = f32x4_pmax(v, i32x4_shuffle::<2, 2, 0, 0>(v, v));
let v = f32x4_pmax(v, i32x4_shuffle::<1, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% elif dim == 4 %}
let v = self.0;
let v = f32x4_pmax(v, i32x4_shuffle::<2, 3, 0, 0>(v, v));
let v = f32x4_pmax(v, i32x4_shuffle::<1, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% endif %}
{% elif is_coresimd %}
{% if dim == 3 %}
let v = self.0;
let v = v.simd_max(simd_swizzle!(v, [2, 2, 0, 0]));
let v = v.simd_max(simd_swizzle!(v, [1, 0, 0, 0]));
v[0]
{% elif dim == 4 %}
self.0.reduce_max()
{% endif %}
{% elif is_neon %}
{% if dim == 3 %}
self.x.max(self.y.max(self.z))
{% elif dim == 4 %}
unsafe { vmaxnmvq_f32(self.0) }
{% endif %}
{% else %}
unimplemented!()
{% endif %}
}
/// Returns the sum of all elements of `self`.
///
/// In other words, this computes `self.x + self.y + ..`.
#[inline]
#[must_use]
pub fn element_sum(self) -> {{ scalar_t }} {
{% if is_scalar %}
{% for c in components %}
self.{{ c }} {% if not loop.last %} + {% endif %}
{%- endfor %}
{% elif is_sse2 %}
{% if dim == 3 %}
unsafe {
let v = self.0;
let v = _mm_add_ps(v, _mm_shuffle_ps(v, Self::ZERO.0, 0b00_11_00_01));
let v = _mm_add_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_10));
_mm_cvtss_f32(v)
}
{% elif dim == 4 %}
unsafe {
let v = self.0;
let v = _mm_add_ps(v, _mm_shuffle_ps(v, v, 0b00_11_00_01));
let v = _mm_add_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_10));
_mm_cvtss_f32(v)
}
{% endif %}
{% elif is_wasm32 %}
{% if dim == 3 %}
let v = self.0;
let v = f32x4_add(v, i32x4_shuffle::<1, 0, 4, 0>(v, Self::ZERO.0));
let v = f32x4_add(v, i32x4_shuffle::<2, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% elif dim == 4 %}
let v = self.0;
let v = f32x4_add(v, i32x4_shuffle::<1, 0, 3, 0>(v, v));
let v = f32x4_add(v, i32x4_shuffle::<2, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% endif %}
{% elif is_coresimd %}
{% if dim == 3 %}
simd_swizzle!(self.0, Self::ZERO.0, [0, 1, 2, 4]).reduce_sum()
{% elif dim == 4 %}
self.0.reduce_sum()
{% endif %}
{% elif is_neon %}
{% if dim == 3 %}
unsafe { vaddvq_f32(vsetq_lane_f32(0.0, self.0, 3)) }
{% elif dim == 4 %}
unsafe { vaddvq_f32(self.0) }
{% endif %}
{% else %}
unimplemented!()
{% endif %}
}
/// Returns the product of all elements of `self`.
///
/// In other words, this computes `self.x * self.y * ..`.
#[inline]
#[must_use]
pub fn element_product(self) -> {{ scalar_t }} {
{% if is_scalar %}
{% for c in components %}
self.{{ c }} {% if not loop.last %} * {% endif %}
{%- endfor %}
{% elif is_sse2 %}
{% if dim == 3 %}
unsafe {
let v = self.0;
let v = _mm_mul_ps(v, _mm_shuffle_ps(v, Self::ONE.0, 0b00_11_00_01));
let v = _mm_mul_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_10));
_mm_cvtss_f32(v)
}
{% elif dim == 4 %}
unsafe {
let v = self.0;
let v = _mm_mul_ps(v, _mm_shuffle_ps(v, v, 0b00_11_00_01));
let v = _mm_mul_ps(v, _mm_shuffle_ps(v, v, 0b00_00_00_10));
_mm_cvtss_f32(v)
}
{% endif %}
{% elif is_wasm32 %}
{% if dim == 3 %}
let v = self.0;
let v = f32x4_mul(v, i32x4_shuffle::<1, 0, 4, 0>(v, Self::ONE.0));
let v = f32x4_mul(v, i32x4_shuffle::<2, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% elif dim == 4 %}
let v = self.0;
let v = f32x4_mul(v, i32x4_shuffle::<1, 0, 3, 0>(v, v));
let v = f32x4_mul(v, i32x4_shuffle::<2, 0, 0, 0>(v, v));
f32x4_extract_lane::<0>(v)
{% endif %}
{% elif is_coresimd %}
{% if dim == 3 %}
simd_swizzle!(self.0, Self::ONE.0, [0, 1, 2, 4]).reduce_product()
{% elif dim == 4 %}
self.0.reduce_product()
{% endif %}
{% elif is_neon %}
{% if dim == 3 %}
unsafe {
let s = vmuls_laneq_f32(vgetq_lane_f32(self.0, 0), self.0, 1);
vmuls_laneq_f32(s, self.0, 2)
}
{% elif dim == 4 %}
unsafe {
let s = vmuls_laneq_f32(vgetq_lane_f32(self.0, 0), self.0, 1);
let s = vmuls_laneq_f32(s, self.0, 2);
vmuls_laneq_f32(s, self.0, 3)