Skip to content

Commit ed8b82c

Browse files
authored
Remove duplicate the word (#15524)
Hi Apache Team, I'm thrilled to submit my first contribution to Apache! I've addressed the issue of duplicate words in the code. Paying attention to such details is vital for code quality, and I'm committed to enhancing the project. -- MAX
1 parent 907b29e commit ed8b82c

File tree

12 files changed

+14
-14
lines changed

12 files changed

+14
-14
lines changed

gallery/how_to/work_with_microtvm/micro_mlperftiny.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -166,7 +166,7 @@
166166
# Select a Zephyr board
167167
BOARD = os.getenv("TVM_MICRO_BOARD", default="nucleo_l4r5zi")
168168

169-
# Get the the full target description using the BOARD
169+
# Get the full target description using the BOARD
170170
TARGET = tvm.micro.testing.get_target("zephyr", BOARD)
171171

172172
######################################################################

include/tvm/relay/transform.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -492,7 +492,7 @@ TVM_DLL Pass SimplifyExprPostAlterOp();
492492
* A typical custom pass will:
493493
* - Find calls to "Compiler" attributes functions with matching compiler name.
494494
* - Lower those function to TIR PrimFuncs.
495-
* - Bind those functions into the IRModule under the the functions' "global_symbol" attribute.
495+
* - Bind those functions into the IRModule under the functions' "global_symbol" attribute.
496496
* - Replace all calls to those functions with 'call_lowered' to the matching global.
497497
* Care should be taken to handle multiple calls to the same function.
498498
* See src/relay/backend/contrib/example_target_hooks/relay_to_tir.cc for an example custom pass.

include/tvm/tir/analysis.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -281,15 +281,15 @@ TVM_DLL size_t CalculateWorkspaceBytes(const PrimFunc& func,
281281

282282
/*!
283283
* \brief Calculate the allocated memory per scope in bytes needed inside the TIR PrimFunc
284-
* \param func The TIR PrimFunc for which the the allocated memory size to be calculated
284+
* \param func The TIR PrimFunc for which the allocated memory size to be calculated
285285
* \return Allocated memory size per scope in bytes inside the PrimFunc returned as a Map with
286286
* key "main" and a Map of allocated sizes as values.
287287
*/
288288
TVM_DLL tvm::Map<String, tvm::Map<String, Integer>> CalculateAllocatedBytes(const PrimFunc& func);
289289

290290
/*!
291291
* \brief Calculate the allocated memory per scope in bytes for each function inside the module
292-
* \param mod The IRModule for which the the allocated memory size has to be calculated
292+
* \param mod The IRModule for which the allocated memory size has to be calculated
293293
* \return Allocated memory size per scope in bytes for each function in the IRModule returned as a
294294
Map with function names as keys and a Map of allocated sizes as values.
295295
*/

include/tvm/tir/schedule/schedule.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -480,7 +480,7 @@ class ScheduleNode : public runtime::Object {
480480
const String& storage_scope, const IndexMap& index_map) = 0;
481481
/*!
482482
* \brief Create 2 blocks that read&write a buffer region into a read/write cache.
483-
* It requires the the target block both read & write the target buffer.
483+
* It requires the target block both read & write the target buffer.
484484
* \param block_rv The target block operates on the target buffer.
485485
* \param read_buffer_index The index of the buffer in block's read region.
486486
* \param storage_scope The target storage scope

python/tvm/relay/op/contrib/dnnl.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1165,7 +1165,7 @@ def callback(self, pre, post, node_map):
11651165

11661166

11671167
def rewrite_resnetv1(mod):
1168-
"""Rewrite the the ResNetV1 downsize block to reduce the computation complexity."""
1168+
"""Rewrite the ResNetV1 downsize block to reduce the computation complexity."""
11691169
mod["main"] = rewrite(ResNetV1Rewrite(), mod["main"])
11701170
return mod
11711171

python/tvm/tir/schedule/schedule.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1617,7 +1617,7 @@ def cache_inplace(
16171617
storage_scope: str,
16181618
) -> List[BlockRV]:
16191619
"""Create blocks that reads & write a buffer region into a cache block.
1620-
It requires the the target block both read & write the target buffer.
1620+
It requires the target block both read & write the target buffer.
16211621
Mainly for inplace operation.
16221622
16231623
Parameters

python/tvm/topi/hexagon/compute_poolarea.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -114,7 +114,7 @@ def compute_PoolArea(i, j, ih, iw, kh, kw, sh, sw, dh, dw, pad_top, pad_left):
114114
# data boundary, we should move the edge to the right untill we get to the first dilated kernel
115115
# point inside the input data boundary.
116116
# The third row of figures shows how this row adjustment can solve the problem.
117-
# So the problem is reduced to finding the the first dilated kernel point inside the data
117+
# So the problem is reduced to finding the first dilated kernel point inside the data
118118
# boundary.# For that, we can find the number of dialted points which are mapped to the padded
119119
# area and find the location of the next one which should be inside the input data:
120120
# num_of_prev_points = (pad_top - i * sh - 1) // dh

python/tvm/topi/hexagon/slice_ops/max_pool2d.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -157,7 +157,7 @@ def STIR_schedule_nhwc_8h2w32c2w_nhwc_8h8w32c(
157157
#
158158
# 3) Ideally, the innermost loop variable will iterate only over the output
159159
# tensor's fastest-changing indices and nothing else. But in our case,
160-
# our two innermost loops correspond to the the max operator's reduction axes.
160+
# our two innermost loops correspond to the max operator's reduction axes.
161161
#
162162
# Finding a good way to satisfy all of these requirements at the same time is
163163
# left for future work.

src/runtime/hexagon/ops/conv2d_fp16_hvx.cc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -255,7 +255,7 @@ void conv_layer_fp16_hvx(DLTensor& cr_out, const DLTensor& cr_act, // NOLINT(*)
255255
* height to finally get 32 elements representing 32 output channels.
256256
*
257257
* Since the output block also has the 8h2w32c2w format, the 32 elements of the next element
258-
* along the width is also added into the the same vector such that the first 32 channel elements
258+
* along the width is also added into the same vector such that the first 32 channel elements
259259
* occupy the even lanes and the next 32 occupy the odd lanes to form a single 64-element vector
260260
* which is then stored
261261
*/

src/tir/schedule/primitive.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -374,7 +374,7 @@ TVM_DLL StmtSRef ReindexCacheWrite(ScheduleState self, const StmtSRef& block_sre
374374
/*!
375375
*!
376376
* \brief Create 2 blocks that read&write a buffer region into a read/write cache.
377-
* It requires the the target block both read & write the target buffer.
377+
* It requires the target block both read & write the target buffer.
378378
* \param self The state of the schedule
379379
* \param block_sref The target block operates on the target buffer.
380380
* \param read_buffer_index The index of the buffer in block's read region.

0 commit comments

Comments
 (0)