forked from chipsalliance/verible
-
Notifications
You must be signed in to change notification settings - Fork 2
/
verilog_treebuilder_utils_test.cc
59 lines (48 loc) · 1.9 KB
/
verilog_treebuilder_utils_test.cc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
// Copyright 2017-2020 The Verible Authors.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
#include "verilog/CST/verilog_treebuilder_utils.h"
#include "common/text/tree_builder_test_util.h"
#include "common/text/tree_utils.h"
#include "gmock/gmock.h"
#include "gtest/gtest.h"
namespace verilog {
namespace {
using verible::Leaf;
TEST(MakeParenGroupTest, Normal) {
const auto node =
MakeParenGroup(Leaf('(', "("), Leaf(1, "1"), Leaf(')', ")"));
EXPECT_EQ(verible::SymbolCastToNode(*node).children().size(), 3);
}
TEST(MakeParenGroupTest, ErrorRecovered) {
const auto node1 = MakeParenGroup(Leaf('(', "("), nullptr, Leaf(')', ")"));
EXPECT_EQ(verible::SymbolCastToNode(*node1).children().size(), 3);
const auto node2 = MakeParenGroup(Leaf('(', "("), nullptr, nullptr);
EXPECT_EQ(verible::SymbolCastToNode(*node2).children().size(), 3);
}
TEST(MakeParenGroupTest, MissingOpenParen) {
EXPECT_DEATH(MakeParenGroup(nullptr, Leaf(1, "1"), Leaf(')', ")")), "");
}
TEST(MakeParenGroupTest, MissingCloseParen) {
EXPECT_DEATH(MakeParenGroup(Leaf('(', "("), Leaf(1, "1"), nullptr), "");
}
TEST(MakeParenGroupTest, WrongOpen) {
EXPECT_DEATH(MakeParenGroup(Leaf('[', "["), Leaf(1, "1"), Leaf(')', ")")),
"\\[");
}
TEST(MakeParenGroupTest, WrongClose) {
EXPECT_DEATH(MakeParenGroup(Leaf('(', "("), Leaf(1, "1"), Leaf('}', "}")),
"\\}");
}
} // namespace
} // namespace verilog