|
| 1 | +/* |
| 2 | + * Copyright (c) 2025, Microchip Technology Inc. |
| 3 | + * SPDX-License-Identifier: Apache-2.0 |
| 4 | + */ |
| 5 | + |
| 6 | +#include <zephyr/device.h> |
| 7 | +#include <zephyr/drivers/uart.h> |
| 8 | +#include <zephyr/kernel.h> |
| 9 | +#include <zephyr/sys/util.h> |
| 10 | +#include <soc.h> |
| 11 | +#include <math.h> |
| 12 | + |
| 13 | +#ifndef _ASMLANGUAGE |
| 14 | +#include <xc.h> |
| 15 | +#endif |
| 16 | + |
| 17 | +#define DT_DRV_COMPAT microchip_dspic33_uart |
| 18 | + |
| 19 | +#define OFFSET_MODE 0x00U |
| 20 | +#define OFFSET_STA 0x04U |
| 21 | +#define OFFSET_TXREG 0x10U |
| 22 | +#define OFFSET_BRG 0x08U |
| 23 | +#define OFFSET_RXREG 0x0CU |
| 24 | +#define BIT_UTXEN 0x00000020U |
| 25 | +#define BIT_URXEN 0x00000010U |
| 26 | +#define BIT_UARTEN 0x00008000U |
| 27 | +#define BIT_TXBF 0x00100000U |
| 28 | +#define BIT_RXBE 0x00020000U |
| 29 | +#define FRACTIONAL_BRG 0x8000000U |
| 30 | + |
| 31 | +#define CALCULATE_BRG(baudrate) \ |
| 32 | + ((ceil(((double)(sys_clock_hw_cycles_per_sec())) / ((double)(2U * (baudrate)))))) |
| 33 | +const struct device *dev = DEVICE_DT_GET(DT_NODELABEL(uart1)); |
| 34 | + |
| 35 | +struct uart_dspic_config { |
| 36 | + uint32_t base; |
| 37 | + uint32_t baudrate; |
| 38 | +}; |
| 39 | + |
| 40 | +static void uart_dspic_poll_out(const struct device *dev, unsigned char c) |
| 41 | +{ |
| 42 | + const struct uart_dspic_config *cfg = dev->config; |
| 43 | + volatile uint32_t *UxSTA = (void *)(cfg->base + OFFSET_STA); |
| 44 | + volatile uint32_t *UxTXREG = (void *)(cfg->base + OFFSET_TXREG); |
| 45 | + |
| 46 | + /* Wait until there is space in the TX FIFO */ |
| 47 | + while ((bool)(void *)((*UxSTA) & BIT_TXBF)) { |
| 48 | + ; |
| 49 | + } |
| 50 | + |
| 51 | + *UxTXREG = c; |
| 52 | +} |
| 53 | + |
| 54 | +static int uart_dspic_poll_in(const struct device *dev, unsigned char *c) |
| 55 | +{ |
| 56 | + const struct uart_dspic_config *cfg = dev->config; |
| 57 | + volatile uint32_t *UxSTA = (void *)(cfg->base + OFFSET_STA); |
| 58 | + volatile uint32_t *UxRXREG = (void *)(cfg->base + OFFSET_RXREG); |
| 59 | + int ret_val; |
| 60 | + |
| 61 | + /* If receiver buffer is empty, return -1 */ |
| 62 | + if ((*UxSTA & BIT_RXBE) != 0U) { |
| 63 | + ret_val = -EPERM; |
| 64 | + } |
| 65 | + |
| 66 | + else { |
| 67 | + *c = *UxRXREG & 0xFF; |
| 68 | + ret_val = 0; |
| 69 | + } |
| 70 | + |
| 71 | + return ret_val; |
| 72 | +} |
| 73 | + |
| 74 | +static int uart_dspic_init(const struct device *dev) |
| 75 | +{ |
| 76 | + LATB = 0x0040UL; |
| 77 | + TRISB = 0x0FBFUL; |
| 78 | + ANSELA = 0x0FFFUL; |
| 79 | + ANSELB = 0x033FUL; |
| 80 | + |
| 81 | + /* Assign U1TX to RP23 and U1RX to RP24*/ |
| 82 | + _RP23R = 9; |
| 83 | + _U1RXR = 24; |
| 84 | + const struct uart_dspic_config *cfg = dev->config; |
| 85 | + volatile uint32_t *UxCON = (void *)(cfg->base + OFFSET_MODE); |
| 86 | + |
| 87 | + /* Setting the baudrate */ |
| 88 | + *UxCON = FRACTIONAL_BRG; |
| 89 | + volatile uint32_t *UxBRG = (void *)(cfg->base + OFFSET_BRG); |
| 90 | + *UxBRG = (uint32_t)CALCULATE_BRG(cfg->baudrate); |
| 91 | + |
| 92 | + /* Enable UART */ |
| 93 | + *UxCON |= BIT_UARTEN | BIT_UTXEN | BIT_URXEN; |
| 94 | + |
| 95 | + return 0; |
| 96 | +} |
| 97 | + |
| 98 | +static const struct uart_driver_api uart_dspic_api = { |
| 99 | + .poll_out = uart_dspic_poll_out, |
| 100 | + .poll_in = uart_dspic_poll_in, |
| 101 | +}; |
| 102 | + |
| 103 | +#define UART_DSPIC_INIT(inst) \ |
| 104 | + static const struct uart_dspic_config uart_dspic_config_##inst = { \ |
| 105 | + .base = DT_REG_ADDR(DT_INST(inst, microchip_dspic33_uart)), \ |
| 106 | + .baudrate = DT_PROP(DT_INST(inst, microchip_dspic33_uart), current_speed), \ |
| 107 | + }; \ |
| 108 | + DEVICE_DT_INST_DEFINE(inst, uart_dspic_init, NULL, NULL, &uart_dspic_config_##inst, \ |
| 109 | + PRE_KERNEL_1, CONFIG_SERIAL_INIT_PRIORITY, &uart_dspic_api); |
| 110 | + |
| 111 | +DT_INST_FOREACH_STATUS_OKAY(UART_DSPIC_INIT) |
0 commit comments