Skip to content

Add cycle_width option for sim's new -width option #341

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 20, 2025
Merged

Add cycle_width option for sim's new -width option #341

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions docs/source/reference.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -160,6 +160,9 @@ options are:
| ``fst`` | All | Generate FST traces using Yosys's sim command. |
| | | Values: ``on``, ``off``. Default: ``off`` |
+-------------------+------------+---------------------------------------------------------+
| ``cycle_width`` | All | Cycle width used by Yosys's sim command. |
| | | Values: even numbers >= 2. Default: ``10`` |
+-------------------+------------+---------------------------------------------------------+
| ``aigsmt`` | All | Which SMT2 solver to use for converting AIGER witnesses |
| | | to counter example traces. Use ``none`` to disable |
| | | conversion of AIGER witnesses. Default: ``yices`` |
Expand Down
3 changes: 3 additions & 0 deletions sbysrc/sby_core.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1395,6 +1395,9 @@ def handle_non_engine_options(self):
self.handle_bool_option("vcd", True)
self.handle_bool_option("vcd_sim", False)
self.handle_bool_option("fst", False)
self.handle_int_option("cycle_width", 10)
if self.opt_cycle_width < 2 or self.opt_cycle_width % 2 != 0:
self.error(f"cycle_width option must be an even number >= 2, but is {self.opt_cycle_width}")

self.handle_bool_option("witrename", True)
self.handle_bool_option("aigfolds", False)
Expand Down
2 changes: 2 additions & 0 deletions sbysrc/sby_sim.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -44,6 +44,8 @@ def sim_witness_trace(prefix, task, engine_idx, witness_file, *, append, inducti
sim_args = ""
if inductive:
sim_args += " -noinitstate"
if task.opt_cycle_width != 10:
formats.append(f"-width {task.opt_cycle_width}")
print(f"sim -hdlname -summary {trace_name}.json -append {append}{sim_args} -r {trace_name}.yw {' '.join(formats)}", file=f)

def exit_callback(retval):
Expand Down