forked from kodera2t/Magical_tweezersIV
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Tiny10_freqANDvolt.asm
executable file
·728 lines (641 loc) · 12.6 KB
/
Tiny10_freqANDvolt.asm
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
;
; 20160620_Tiny10_dual_func.asm
;
; Created: 6/20/2016 9:16:52 PM
; Author : kodera2t
;
.def data = R16
.def cnt = R17
.def cnt2 = R18
.def long_count = R19
.def free3 = R20
.def temp1 = R21
.def temp2 = R22
.def temp3 = R23
.def free1 = R24
.def free2 = R25
.equ count_start = 0x02
.equ count_end = 0x01
.equ subnum = 0x01
.equ SUB_COUNT = 0x02
.equ one_v = 0b00110011
.equ two_v = 0b01100110
.equ thr_v = 0b10011001
.equ for_v = 0b11001100
.equ p_one = 0b101
.equ p_two = 0b1010
.equ p_three = 0b1111
.equ p_four= 0b10100
.equ p_five = 0b11001
.equ p_six = 0b11110
.equ p_seven = 0b100011
.equ p_eight = 0b101000
.equ p_nine = 0b101101
.equ long_delay =0xFF
; PB0: SDA, PB1: SCL, PB2:A/D input
setup:
; ldi temp1,0
; out CLKPSR,temp1
; PB0 and PB1 are out, don't care receiving.
ldi temp1, 0b011
out DDRB, temp1
; as a initial, SDA and SCL are high
ldi temp1, 0b11
out PORTB, temp1
rcall lcd_init; LCD initialize
rcall longdelay
////// initial function select/////
in temp1, PINB
andi temp1, 0b0000_0100
// cpi temp1, 0
brne mainloop2
////// if PB2=0:frequency counter, PB2=1:voltage meter
mainloop:
ldi temp1, (1<<CS02)+(1<<CS01)+(0<<CS00)
out TCCR0B, temp1; setup T0(PB2) as counter input (rising count)
rcall init_for_disp
rcall mainclockset
freqloop:
rcall clearcount
rcall longdelay
in temp2, TCNT0L
in free1, TCNT0H ; reading 16bit counter
;display data is in "free1"
rcall disp_digit
rjmp freqloop
mainloop2:
; starting A/D converter, free running mode
ldi temp1, ((1<<ADEN)+(1<<ADSC)+(1<<ADATE)+(1<<ADIE)+(0<<ADIF)+(1<<ADPS2)+(0<<ADPS1)+(1<<ADPS2))
out ADCSRA,temp1
ldi temp1, 0x00
out ADCSRB, temp1
; selecting PB2 for A/D input
ldi temp1, (1<<MUX1)+(0<<MUX0)
out ADMUX,temp1
ldi temp1, 1<<ADC2D
out DIDR0, temp1
rcall init_for_disp2
volloop:
rcall longdelay
in free1,ADCL
;display data is in "free1"
rcall disp_digit
rjmp volloop
delay: ; subroutine DELAY
ldi temp1, SUB_COUNT
SUB_COUNT1:
ldi temp2, COUNT_END
ldi temp3, COUNT_START
COUNTER:
dec temp3
cpse temp3, temp2
rjmp COUNTER
dec temp1
cpse temp1, temp2
rjmp SUB_COUNT1
ret
start:
ldi temp1, 0b10
out PORTB, temp1
rcall delay
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ret
;cl, da
ends:
ldi temp1,0b10
out PORTB, temp1
rcall delay
ldi temp1,0b11
out PORTB, temp1
rcall delay
ret
init:
ldi temp1, 0b11
out PORTB, temp1
rcall delay
ret
;cl da
bit_high:
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ldi temp1, 0b01
out PORTB, temp1
rcall delay
ldi temp1, 0b11
out PORTB, temp1
rcall delay
ldi temp1, 0b01
out PORTB, temp1
rcall delay
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ret
;cl=1 da=0
bit_low:
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ldi temp1, 0b10
out PORTB, temp1
rcall delay
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ldi temp1, 0b00
out PORTB, temp1
rcall delay
ret
;cl da
; writing data is stored in data
writedata:
ldi cnt,0x00
ldi cnt2,0xF
rep:
mov temp2, data
andi temp2,0b10000000
cpi temp2, 0b10000000
breq highbit
rcall bit_low
rjmp sendend
highbit:
rcall bit_high
sendend:
lsl data
inc cnt
cpi cnt,8
brne rep
ldi temp1, 0b11
out PORTB, temp1
small_loop:
dec cnt2
rcall delay
cpi cnt2,0x00
brne small_loop
ret
lcd_init:
rcall init
rcall start
ldi data,0x7C
rcall writedata
ldi data,0b1000_0000
rcall writedata
ldi data,0x38
rcall writedata
ldi data,0b0000_0000
rcall writedata
ldi data,0x39
rcall writedata
rcall ends
rcall start
ldi data,0x7C
rcall writedata
ldi data,0b1000_0000
rcall writedata
ldi data,0x14
rcall writedata
ldi data,0b0000_0000
rcall writedata
ldi data,0x73
rcall writedata
rcall ends
rcall start
ldi data,0x7C
rcall writedata
ldi data,0b1000_0000
rcall writedata
ldi data,0x55
rcall writedata
ldi data,0b1000_0000
rcall writedata
ldi data,0x6c
rcall writedata
ldi data,0b1000_0000;cont
rcall writedata
ldi data,0x38
rcall writedata
ldi data,0b1000_0000;cont
rcall writedata
ldi data,0x0c
rcall writedata
ldi data,0b1000_0000;cont
rcall writedata
ldi data,0x01
rcall writedata
rcall ends
ret
longdelay:
ldi long_count,long_delay
localloop:
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
rcall delay
dec long_count
cpi long_count,0x00
brne localloop
ret
init_for_disp: ;initialization for freq. counter
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0101; second line,last digit
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
ldi data, 0b01001101 ;M
rcall writedata
rcall ends
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0001; second line,last digit
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
ldi data, 0b00101110 ; dot (.)
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0110; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
ldi data, 0b0100_1000 ;H
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0111; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
ldi data, 0b0111_1010 ;z
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1000_0000; first line
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0100_0110; F
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0111_0010; r
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_0101; e
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0111_0001; q
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0111_0101; u
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_0101; e
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_1110; n
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0011_1010; :
rcall writedata
rcall ends
ret
clearcount:
ldi temp1, 0x00
out TCNT0H, temp1
out TCNT0L, temp1; counter reset to zero
ldi temp1, TOV0<<1
out TIFR0, temp1; overflow reset
ret
; display data is put in "free1
; first digit determination
disp_digit:
mov free2, free1
ldi free3, 0x00
cpi free1, for_v
brsh fourvol
cpi free1, thr_v
brsh threevol
cpi free1, two_v
brsh twovol
cpi free1, one_v
brsh onevol
rjmp zerovol
fourvol:
ldi free2, 4
subi free1, for_v
rjmp done
threevol:
ldi free2, 3
subi free1, thr_v
rjmp done
twovol:
ldi free2, 2
subi free1, two_v
rjmp done
onevol:
ldi free2, 1
subi free1, one_v
rjmp done
zerovol:
ldi free2, 0
done:
;first digit display
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0000; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
mov temp1, free2
ori temp1, 0b00110000
mov data,temp1
rcall writedata
rcall ends
; second digit check
cpi free1, p_nine
brsh nine
cpi free1, p_eight
brsh eight
cpi free1, p_seven
brsh seven
cpi free1, p_six
brsh six
cpi free1, p_five
brsh five
cpi free1, p_four
brsh four
cpi free1, p_three
brsh three
cpi free1, p_two
brsh two
cpi free1, p_one
brsh one
rjmp zero
nine:
ldi free2, 9
subi free1, p_nine
rjmp done2
eight:
ldi free2, 8
subi free1, p_eight
rjmp done2
seven:
ldi free2, 7
subi free1, p_seven
rjmp done2
six:
ldi free2, 6
subi free1, p_six
rjmp done2
five:
ldi free2, 5
subi free1, p_five
rjmp done2
four:
ldi free2, 4
subi free1, p_four
rjmp done2
three:
ldi free2, 3
subi free1, p_three
rjmp done2
two:
ldi free2, 2
subi free1, p_two
rjmp done2
one:
ldi free2, 1
subi free1, p_one
rjmp done2
zero:
ldi free2, 0
done2:
lsl free1
; second digit
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0010; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
mov temp1, free2
ori temp1, 0b00110000
mov data,temp1
rcall writedata
rcall ends
; third digit
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0011; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
mov temp1, free1
ori temp1, 0b00110000
mov data,temp1
rcall writedata
rcall ends
ret
;;lcd disp done
init_for_disp2: ;initalization for voltage meter
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0111; second line,last digit
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
;mov temp1, free3
;ori temp1, 0b00110000
ldi data, 0b01010110 ;V
;mov data,temp1
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0001; second line,last digit
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
;mov temp1, free3
;ori temp1, 0b00110000
ldi data, 0b00101110 ; dot (.)
;mov data,temp1
rcall writedata
rcall ends
/*
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0110; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
mov temp1, free2
ori temp1, 0b00100000 ;space
mov data,temp1
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0001; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
mov temp1, free2
ori temp1, 0b00100000 ;space
mov data,temp1
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0000; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
mov temp1, free2
ori temp1, 0b00100000 ;space
mov data,temp1
rcall writedata
rcall ends
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1100_0101; second line,
rcall writedata
ldi data,0b1100_0000; cont data
rcall writedata
ldi temp1, 0x0
ori temp1, 0b00110000
mov data,temp1
rcall writedata
rcall ends*/
rcall init
rcall start
ldi data,0x7C
ldi data,0b1000_0000; cont command
rcall writedata
ldi data,0b1000_0000; first line
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0101_0110; V
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_1111; o
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_1100; l
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0111_0100; t
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_0001; a
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_0111; g
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0110_0101; e
rcall writedata
ldi data,0b1100_0000;cont data
rcall writedata
ldi data,0b0011_1010; :
rcall writedata
rcall ends
ret
mainclockset:
//////////// dangerous? maximum clock setting (aroung 15MHz)//////////
; setting clock divider change enable
LDI temp1, 0xD8
LDI temp2, 0x00
OUT CCP, temp1
; selecting internal 8MHz oscillator
OUT CLKMSR, temp2
LDI temp1, 0xD8
LDI temp3, (0<<CLKPS3)+(0<<CLKPS2)+(0<<CLKPS1)+(0<<CLKPS0);
OUT CCP, temp1
; setting clock divider change enable
OUT CLKPSR, temp3; k (disable div8)
ldi temp2, 0x4A ;calibration point
; initial clock setting
OUT OSCCAL, temp2
ret
;//////////////////////////////////////////////////////////////////////