Skip to content

[Tensilelite][Sparse] Enable plr min for spmm #4364

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
alex391a merged 1 commit into from
Feb 24, 2026
Merged

[Tensilelite][Sparse] Enable plr min for spmm #4364

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion projects/hipblaslt/tensilelite/Tensile/SolutionStructs/Solution.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1410,13 +1410,13 @@ def doSubIterSetting():
sizeDataTypeB = state["ProblemType"]["DataTypeB"].numBytes()
sizeDataType = state["ProblemType"]["DataType"].numBytes()
if (
not state["ProblemType"]["Sparse"] and
state["EnableMatrixInstruction"] and not state["ExpandPointerSwap"] and
state["DepthU"] == state["MatrixInstK"] and state["PrefetchGlobalRead"] and not state["1LDSBuffer"]
and (state["MIWaveTile"][0] > 2 and state["MIWaveTile"][1] > 2)
and (state["MIWaveTile"][0] % 2 == 0 and state["MIWaveTile"][1] % 2 == 0)
and (sizeDataTypeA == sizeDataType) and (sizeDataTypeB == sizeDataType)
and ((TLUA == False or state["enableLDSTrA"] or sizeDataTypeA >= 4) and (TLUB == False or state["enableLDSTrB"] or sizeDataTypeB >= 4) )
and (not state["ProblemType"]["Sparse"] or state["TransposeLDSMetadata"])
):
state["ForceUnrollSubIter"] = True
state["numSubTiles"] = 2
Expand Down
Loading