We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 277a906 commit 93505e7Copy full SHA for 93505e7
intTests/test2828/README.txt
@@ -0,0 +1,15 @@
1
+File `adder_yosys.json` is produced using the directions in the
2
+"Analyzing Hardware Circuits using Yosys" section of the SAW User
3
+Manual.
4
+
5
+File `adder_tabby.json` is generated using the following commands in
6
+TabbyCAD:
7
8
+yosys> read -vhd adder.vhdl
9
+yosys> hierarchy -check -top add4
10
+yosys> write_json adder_tabby.json
11
12
+TabbyCAD/Verific insert some extra cells of type "$_BUF_" which are
13
+not present in `adder_yosys.json`. This proof script ensures that the
14
+TabbyCAD version can be read and proved equivalent to the plain Yosys
15
+version.
0 commit comments