{"payload":{"header_redesign_enabled":false,"results":[{"id":"334884622","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"Do1e/FPGA_DDS","hl_trunc_description":"FPGA实现的DDS信号源","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":334884622,"name":"FPGA_DDS","owner_id":73533898,"owner_login":"Do1e","updated_at":"2022-03-07T08:24:14.469Z","has_issues":true}},"sponsorable":false,"topics":["fpga","dds"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":47,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADo1e%252FFPGA_DDS%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Do1e/FPGA_DDS/star":{"post":"s_hzh4yBtNDhRyEXN83Q8hn-QOTlgMzWHeJGcJGJ2lBAhQz6O_VJL7ZkpluFhLlte8rBzL2_PokYY2g1SG70Og"},"/Do1e/FPGA_DDS/unstar":{"post":"KFKB0FGdgC5HJF3zx96ZxNHpiRTbOpKSh0RQPugI4aasgYY2zdHa1Bd1En2T2pcx2PTtGTFPRTjL-0LLmZcBhw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ll3hwfzFDjYnblwn67ZG5vaG8ovS8p3Gx9hEzLVCPzwLp1otPY2WVT0MqsuyihoNL79_-qbW8BSmpQOmXZzkaA"}}},"title":"Repository search results"}