{"payload":{"header_redesign_enabled":false,"results":[{"id":"620953379","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"AtlasFPGA/ZET_PC_HDMI_ATLAS","hl_trunc_description":"Error de Fallo de las instancias de memoria en Quartus II Lite dado que son asíncronas.","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":620953379,"name":"ZET_PC_HDMI_ATLAS","owner_id":83671058,"owner_login":"AtlasFPGA","updated_at":"2023-04-02T11:47:51.812Z","has_issues":true}},"sponsorable":false,"topics":["atlas","i8086","cyc1000"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAtlasFPGA%252FZET_PC_HDMI_ATLAS%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/AtlasFPGA/ZET_PC_HDMI_ATLAS/star":{"post":"84ItgHhvxVffvmtXk4ownZaIFKrNC5YgPKs7KyNe-xf7pPcdNZkUMqi7A_MxckNsqAXFESLp0l3COwSffHhE7g"},"/AtlasFPGA/ZET_PC_HDMI_ATLAS/unstar":{"post":"NQHNXJ6giKw_j-I0kP_O3QO1tKOHPZP7fX5PlgPyScubW6tewNqK3mWMkYBDLK3LC_kTdIeQvK9YdTZ4OQp5cA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"n5tHTC5I-rxyed_C6EXSD5jZEN3oexcOPQUOtx7Rwa9NybYLLV46cQnpQyvFX4axwWQ3JyXtzel2Q6Jg5bJu9w"}}},"title":"Repository search results"}