File tree 17 files changed +19
-19
lines changed
17 files changed +19
-19
lines changed Original file line number Diff line number Diff line change 25
25
*
26
26
* License
27
27
--------------------------------------------------------------------------------
28
- | Copyright AUDIY 2023. |
28
+ | Copyright AUDIY 2023 - 2025. |
29
29
| |
30
30
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
31
31
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change 26
26
*
27
27
* License
28
28
--------------------------------------------------------------------------------
29
- | Copyright AUDIY 2023. |
29
+ | Copyright AUDIY 2023 - 2025. |
30
30
| |
31
31
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
32
32
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change 27
27
*
28
28
* License under CERN-OHL-P v2
29
29
--------------------------------------------------------------------------------
30
- | Copyright AUDIY 2023. |
30
+ | Copyright AUDIY 2023 - 2025. |
31
31
| |
32
32
| This source describes Open Hardware and is licensed under the CERN-OHL-P v2. |
33
33
| |
@@ -106,4 +106,4 @@ module SDPRAM_SINGLECLK #(
106
106
// Assertion #1: When both of WENABLE_I and RENABLE_I returns 1'b1, RADDR_I and WADDR_I must be different.
107
107
// psl assert always ((WENABLE_I & RENABLE_I == 1'b1) -> (WADDR_I != RADDR_I)) @(posedge CLK_I);
108
108
109
- endmodule
109
+ endmodule
Original file line number Diff line number Diff line change 24
24
*
25
25
* License
26
26
--------------------------------------------------------------------------------
27
- | Copyright AUDIY 2023. |
27
+ | Copyright AUDIY 2023 - 2025. |
28
28
| |
29
29
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
30
30
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change 27
27
*
28
28
* License
29
29
--------------------------------------------------------------------------------
30
- | Copyright AUDIY 2023. |
30
+ | Copyright AUDIY 2023 - 2025. |
31
31
| |
32
32
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
33
33
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change 23
23
*
24
24
* License under CERN-OHL-P v2
25
25
--------------------------------------------------------------------------------
26
- | Copyright AUDIY 2023. |
26
+ | Copyright AUDIY 2023 - 2025. |
27
27
| |
28
28
| This source describes Open Hardware and is licensed under the CERN-OHL-P v2. |
29
29
| |
@@ -80,4 +80,4 @@ module SPROM #(
80
80
end
81
81
endgenerate
82
82
83
- endmodule
83
+ endmodule
Original file line number Diff line number Diff line change 27
27
*
28
28
* License
29
29
--------------------------------------------------------------------------------
30
- | Copyright AUDIY 2023. |
30
+ | Copyright AUDIY 2023 - 2025. |
31
31
| |
32
32
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
33
33
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change 26
26
*
27
27
* License
28
28
--------------------------------------------------------------------------------
29
- | Copyright AUDIY 2023. |
29
+ | Copyright AUDIY 2023 - 2025. |
30
30
| |
31
31
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
32
32
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change 28
28
*
29
29
* License
30
30
--------------------------------------------------------------------------------
31
- | Copyright AUDIY 2023. |
31
+ | Copyright AUDIY 2023 - 2025. |
32
32
| |
33
33
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
34
34
| |
Original file line number Diff line number Diff line change 9
9
*
10
10
* License
11
11
--------------------------------------------------------------------------------
12
- | Copyright AUDIY 2023. |
12
+ | Copyright AUDIY 2023 - 2025. |
13
13
| |
14
14
| This source describes Open Hardware and is licensed under the CERN-OHL-W v2. |
15
15
| |
Original file line number Diff line number Diff line change @@ -37,7 +37,7 @@ https://audio-diy.hatenablog.com/entry/FIR_x2_howtouse
37
37
4 . Oversample_x2_Tang_Primer_20K.gar for Tang Primer 20K & Gowin EDA v1.9.8.11 Education ( https://github.com/AUDIY/FIR_x2/tree/main/10_Example/04_Tang_Primer_20K )
38
38
39
39
## License
40
- Copyright AUDIY 2023.
40
+ Copyright AUDIY 2023 - 2025 .
41
41
42
42
This source describes Open Hardware and is licensed under the CERN-OHL-W v2
43
43
You can’t perform that action at this time.
0 commit comments